204 related articles for article (PubMed ID: 33577458)
1. Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.
Liu S; Fan H; Ferianc M; Niu X; Shi H; Luk W
IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):3974-3987. PubMed ID: 33577458
[TBL] [Abstract][Full Text] [Related]
2. Design of Fully Spectral CNNs for Efficient FPGA-Based Acceleration.
Liu S; Fan H; Luk W
IEEE Trans Neural Netw Learn Syst; 2024 Jun; 35(6):8111-8123. PubMed ID: 36459611
[TBL] [Abstract][Full Text] [Related]
3. High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.
Fan H; Liu S; Que Z; Niu X; Luk W
IEEE Trans Neural Netw Learn Syst; 2023 Aug; 34(8):4473-4487. PubMed ID: 34644253
[TBL] [Abstract][Full Text] [Related]
4. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
Tufa GT; Andargie FA; Bijalwan A
Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
[TBL] [Abstract][Full Text] [Related]
5. Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions.
Sestito C; Spagnolo F; Perri S
J Imaging; 2021 Oct; 7(10):. PubMed ID: 34677296
[TBL] [Abstract][Full Text] [Related]
6. A Hardware-Friendly Low-Bit Power-of-Two Quantization Method for CNNs and Its FPGA Implementation.
Sui X; Lv Q; Bai Y; Zhu B; Zhi L; Yang Y; Tan Z
Sensors (Basel); 2022 Sep; 22(17):. PubMed ID: 36081072
[TBL] [Abstract][Full Text] [Related]
7. Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique.
Hou J; Liu Z; Yang Z; Yang C
Micromachines (Basel); 2024 Jan; 15(1):. PubMed ID: 38276848
[TBL] [Abstract][Full Text] [Related]
8. Real-Time Inference With 2D Convolutional Neural Networks on Field Programmable Gate Arrays for High-Rate Particle Imaging Detectors.
Jwa YJ; Di Guglielmo G; Arnold L; Carloni L; Karagiorgi G
Front Artif Intell; 2022; 5():855184. PubMed ID: 35664508
[TBL] [Abstract][Full Text] [Related]
9. Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure.
Xu Y; Luo J; Sun W
Sensors (Basel); 2024 Mar; 24(7):. PubMed ID: 38610450
[TBL] [Abstract][Full Text] [Related]
10. NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps.
Aimar A; Mostafa H; Calabrese E; Rios-Navarro A; Tapiador-Morales R; Lungu IA; Milde MB; Corradi F; Linares-Barranco A; Liu SC; Delbruck T
IEEE Trans Neural Netw Learn Syst; 2019 Mar; 30(3):644-656. PubMed ID: 30047912
[TBL] [Abstract][Full Text] [Related]
11. Quantization-Aware NN Layers with High-throughput FPGA Implementation for Edge AI.
Pistellato M; Bergamasco F; Bigaglia G; Gasparetto A; Albarelli A; Boschetti M; Passerone R
Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430583
[TBL] [Abstract][Full Text] [Related]
12. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
Qi Z; Chen W; Naqvi RA; Siddique K
Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
[TBL] [Abstract][Full Text] [Related]
13. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
Pérez I; Figueroa M
Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
[TBL] [Abstract][Full Text] [Related]
14. A Hardware-Friendly High-Precision CNN Pruning Method and Its FPGA Implementation.
Sui X; Lv Q; Zhi L; Zhu B; Yang Y; Zhang Y; Tan Z
Sensors (Basel); 2023 Jan; 23(2):. PubMed ID: 36679624
[TBL] [Abstract][Full Text] [Related]
15. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
[TBL] [Abstract][Full Text] [Related]
16. Towards Convolutional Neural Network Acceleration and Compression Based on
Wei M; Zhao Y; Chen X; Li C; Lu J
Sensors (Basel); 2022 Jun; 22(11):. PubMed ID: 35684919
[TBL] [Abstract][Full Text] [Related]
17. Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition.
Wu B; Wu X; Li P; Gao Y; Si J; Al-Dhahir N
Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339606
[TBL] [Abstract][Full Text] [Related]
18. A Lightweight Detection Method for Remote Sensing Images and Its Energy-Efficient Accelerator on Edge Devices.
Yang R; Chen Z; Wang B; Guo Y; Hu L
Sensors (Basel); 2023 Jul; 23(14):. PubMed ID: 37514790
[TBL] [Abstract][Full Text] [Related]
19. Machine learning algorithms for FPGA Implementation in biomedical engineering applications: A review.
Altman MB; Wan W; Hosseini AS; Arabi Nowdeh S; Alizadeh M
Heliyon; 2024 Feb; 10(4):e26652. PubMed ID: 38434008
[TBL] [Abstract][Full Text] [Related]
20. FPGA-Based Hybrid-Type Implementation of Quantized Neural Networks for Remote Sensing Applications.
Wei X; Liu W; Chen L; Ma L; Chen H; Zhuang Y
Sensors (Basel); 2019 Feb; 19(4):. PubMed ID: 30813259
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
