193 related articles for article (PubMed ID: 33803530)
21. FPNA: interaction between FPGA and neural computation.
Girau B
Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
[TBL] [Abstract][Full Text] [Related]
22. FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method).
Inam O; Basit A; Qureshi M; Omer H
Comput Biol Med; 2020 Feb; 117():103598. PubMed ID: 32072979
[TBL] [Abstract][Full Text] [Related]
23. SoC FPGA Accelerated Sub-Optimized Binary Fully Convolutional Neural Network for Robotic Floor Region Segmentation.
Sun CC; Ahamad A; Liu PH
Sensors (Basel); 2020 Oct; 20(21):. PubMed ID: 33126741
[TBL] [Abstract][Full Text] [Related]
24. Real-time data analysis for medical diagnosis using FPGA-accelerated neural networks.
Sanaullah A; Yang C; Alexeev Y; Yoshii K; Herbordt MC
BMC Bioinformatics; 2018 Dec; 19(Suppl 18):490. PubMed ID: 30577751
[TBL] [Abstract][Full Text] [Related]
25. A Quantized CNN-Based Microfluidic Lensless-Sensing Mobile Blood-Acquisition and Analysis System.
Liao Y; Yu N; Tian D; Li S; Li Z
Sensors (Basel); 2019 Nov; 19(23):. PubMed ID: 31766471
[TBL] [Abstract][Full Text] [Related]
26. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG.
Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q
Front Physiol; 2023; 14():1079503. PubMed ID: 36814476
[TBL] [Abstract][Full Text] [Related]
27. Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.
Liu S; Fan H; Ferianc M; Niu X; Shi H; Luk W
IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):3974-3987. PubMed ID: 33577458
[TBL] [Abstract][Full Text] [Related]
28. Optimized Memory Allocation and Power Minimization for FPGA-Based Image Processing.
Garcia P; Bhowmik D; Stewart R; Michaelson G; Wallace A
J Imaging; 2019 Jan; 5(1):. PubMed ID: 34465704
[TBL] [Abstract][Full Text] [Related]
29. Deterministic bit-stream digital neurons.
Braendler D; Hendtlass T; O'Donoghue P
IEEE Trans Neural Netw; 2002; 13(6):1514-25. PubMed ID: 18244546
[TBL] [Abstract][Full Text] [Related]
30. Parameterizable Design on Convolutional Neural Networks Using Chisel Hardware Construction Language.
Madineni MC; Vega M; Yang X
Micromachines (Basel); 2023 Feb; 14(3):. PubMed ID: 36984938
[TBL] [Abstract][Full Text] [Related]
31. Automated Machine Learning System for Defect Detection on Cylindrical Metal Surfaces.
Huang YC; Hung KC; Lin JC
Sensors (Basel); 2022 Dec; 22(24):. PubMed ID: 36560156
[TBL] [Abstract][Full Text] [Related]
32. Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure.
Xu Y; Luo J; Sun W
Sensors (Basel); 2024 Mar; 24(7):. PubMed ID: 38610450
[TBL] [Abstract][Full Text] [Related]
33. Software-based high-level synthesis design of FPGA beamformers for synthetic aperture imaging.
Amaro J; Yiu BY; Falcao G; Gomes MA; Yu AC
IEEE Trans Ultrason Ferroelectr Freq Control; 2015 May; 62(5):862-70. PubMed ID: 25965680
[TBL] [Abstract][Full Text] [Related]
34. Stochastic Computing Convolutional Neural Network Architecture Reinvented for Highly Efficient Artificial Intelligence Workload on Field-Programmable Gate Array.
Lee YY; Halim ZA; Wahab MNA; Almohamad TA
Research (Wash D C); 2024; 7():0307. PubMed ID: 38439995
[TBL] [Abstract][Full Text] [Related]
35. FPGA Implementation of the Coupled Filtering Method and the Affine Warping Method.
Zhang C; Liang T; Mok PKT; Yu W
IEEE Trans Nanobioscience; 2017 Jul; 16(5):314-325. PubMed ID: 28534779
[TBL] [Abstract][Full Text] [Related]
36. An FPGA Platform for Real-Time Simulation of Spiking Neuronal Networks.
Pani D; Meloni P; Tuveri G; Palumbo F; Massobrio P; Raffo L
Front Neurosci; 2017; 11():90. PubMed ID: 28293163
[TBL] [Abstract][Full Text] [Related]
37. FPGA Implementation for Odor Identification with Depthwise Separable Convolutional Neural Network.
Mo Z; Luo D; Wen T; Cheng Y; Li X
Sensors (Basel); 2021 Jan; 21(3):. PubMed ID: 33513692
[TBL] [Abstract][Full Text] [Related]
38. Deep Learning Applied to Defect Detection in Powder Spreading Process of Magnetic Material Additive Manufacturing.
Chen HY; Lin CC; Horng MH; Chang LK; Hsu JH; Chang TW; Hung JC; Lee RM; Tsai MC
Materials (Basel); 2022 Aug; 15(16):. PubMed ID: 36013797
[TBL] [Abstract][Full Text] [Related]
39. SNAVA-A real-time multi-FPGA multi-model spiking neural network simulation architecture.
Sripad A; Sanchez G; Zapata M; Pirrone V; Dorta T; Cambria S; Marti A; Krishnamourthy K; Madrenas J
Neural Netw; 2018 Jan; 97():28-45. PubMed ID: 29054036
[TBL] [Abstract][Full Text] [Related]
40. FPGA-PLC-based multi-channel position measurement system.
Patel DM; Shah AK
ISA Trans; 2021 Sep; 115():234-249. PubMed ID: 33455734
[TBL] [Abstract][Full Text] [Related]
[Previous] [Next] [New Search]
