These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

110 related articles for article (PubMed ID: 33817702)

  • 1. HBM Connect: High-Performance HLS Interconnect for FPGA HBM.
    Choi YK; Chi Y; Qiao W; Samardzic N; Cong J
    FPGA; 2021 Feb; 2021():116-126. PubMed ID: 33817702
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
    Shah N; Chaudhari P; Varghese K
    IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Evaluation of HPC Acceleration and Interconnect Technologies for High-Throughput Data Acquisition.
    Cilardo A
    Sensors (Basel); 2021 Nov; 21(22):. PubMed ID: 34833834
    [TBL] [Abstract][Full Text] [Related]  

  • 4. X-Ray Tomography Reconstruction Accelerated on FPGA Through High-Level Synthesis Tools.
    Diakite D; Gac N
    IEEE Trans Biomed Circuits Syst; 2023 Apr; 17(2):375-389. PubMed ID: 37030851
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Accelerating SSSP for Power-Law Graphs.
    Chi Y; Guo L; Cong J
    FPGA; 2022 Feb; 2022():190-200. PubMed ID: 35300320
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Edge computing for space applications: Field programmable gate array-based implementation of multiscale probability distribution functions.
    Deak N; Creţ O; Echim M; Teodorescu E; Negrea C; Văcariu L; Munteanu C; Hângan A
    Rev Sci Instrum; 2018 Dec; 89(12):125005. PubMed ID: 30599577
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Scalable Multi-FPGA HPC Architecture for Associative Memory System.
    Wang D; Yan X; Yang Y; Stathis D; Hemani A; Lansner A; Xu J; Zheng LR; Zou Z
    IEEE Trans Biomed Circuits Syst; 2024 Aug; PP():. PubMed ID: 39163180
    [TBL] [Abstract][Full Text] [Related]  

  • 8. A FPGA Implementation of JPEG Baseline Encoder for Wearable Devices.
    Li Y; Jia W; Luan B; Mao ZH; Zhang H; Sun M
    Proc IEEE Annu Northeast Bioeng Conf; 2015 Apr; 2015():. PubMed ID: 26190911
    [TBL] [Abstract][Full Text] [Related]  

  • 9. High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC.
    Song X; Lu R; Guo Z
    Micromachines (Basel); 2024 Mar; 15(4):. PubMed ID: 38675261
    [TBL] [Abstract][Full Text] [Related]  

  • 10. FPGA-Based High-Throughput CNN Hardware Accelerator With High Computing Resource Utilization Ratio.
    Huang W; Wu H; Chen Q; Luo C; Zeng S; Li T; Huang Y
    IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):4069-4083. PubMed ID: 33587711
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Programmable logic controller performance enhancement by field programmable gate array based design.
    Patel D; Bhatt J; Trivedi S
    ISA Trans; 2015 Jan; 54():156-68. PubMed ID: 25441219
    [TBL] [Abstract][Full Text] [Related]  

  • 12. [Design of Noninvasive Blood Constituent Spectrum Data Acquisition System Based on FPGA].
    Guo J; Lu QP; Gao HZ; Ding HQ
    Guang Pu Xue Yu Guang Pu Fen Xi; 2016 Sep; 36(9):2991-6. PubMed ID: 30085492
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Optimized Memory Allocation and Power Minimization for FPGA-Based Image Processing.
    Garcia P; Bhowmik D; Stewart R; Michaelson G; Wallace A
    J Imaging; 2019 Jan; 5(1):. PubMed ID: 34465704
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Novel cascade FPGA accelerator for support vector machines classification.
    Papadonikolakis M; Bouganis CS
    IEEE Trans Neural Netw Learn Syst; 2012 Jul; 23(7):1040-52. PubMed ID: 24807131
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Ferroelectric FET-based context-switching FPGA enabling dynamic reconfiguration for adaptive deep learning machines.
    Xu Y; Zhao Z; Xiao Y; Yu T; Mulaosmanovic H; Kleimaier D; Duenkel S; Beyer S; Gong X; Joshi R; Hu X; Wen S; Rios AS; Lekkala K; Itti L; Homan E; George S; Narayanan V; Ni K
    Sci Adv; 2024 Jan; 10(3):eadk1525. PubMed ID: 38232159
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Evolution of the Design of a Second Generation FireWire Based Data Acquisition System.
    Lewellen TK; Miyaoka RS; Macdonald LR; Haselman M; Dewitt D; Hauck S
    IEEE Nucl Sci Symp Conf Rec (1997); 2010 Oct; ():2510-2514. PubMed ID: 22228135
    [TBL] [Abstract][Full Text] [Related]  

  • 17. FHAST: FPGA-Based Acceleration of Bowtie in Hardware.
    Fernandez EB; Villarreal J; Lonardi S; Najjar WA
    IEEE/ACM Trans Comput Biol Bioinform; 2015; 12(5):973-81. PubMed ID: 26451812
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Programming and Runtime Support to
    Huang M; Wu D; Yu CH; Fang Z; Interlandi M; Condie T; Cong J
    Proc ACM Symp Cloud Comput; 2016 Oct; 2016():456-469. PubMed ID: 28317049
    [TBL] [Abstract][Full Text] [Related]  

  • 19. AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs.
    Guo L; Chi Y; Wang J; Lau J; Qiao W; Ustun E; Zhang Z; Cong J
    FPGA; 2021 Feb; 2021():81-92. PubMed ID: 33851145
    [TBL] [Abstract][Full Text] [Related]  

  • 20. A high-speed data acquisition system based on FPGA for tokamak.
    Shu S; Wang L; Liu D; Chen M; Zhang Y; Luo J; Ji F
    Rev Sci Instrum; 2018 Oct; 89(10):10K120. PubMed ID: 30399864
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 6.