These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
182 related articles for article (PubMed ID: 34099710)
1. An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations. Wang Y; Tang H; Xie Y; Chen X; Ma S; Sun Z; Sun Q; Chen L; Zhu H; Wan J; Xu Z; Zhang DW; Zhou P; Bao W Nat Commun; 2021 Jun; 12(1):3347. PubMed ID: 34099710 [TBL] [Abstract][Full Text] [Related]
2. Analysis of the Sensing Margin of Silicon and Poly-Si 1T-DRAM. Kim H; Yoo S; Kang IM; Cho S; Sun W; Shin H Micromachines (Basel); 2020 Feb; 11(2):. PubMed ID: 32102235 [TBL] [Abstract][Full Text] [Related]
3. Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM. Ha Y; Shin H; Sun W; Park J Micromachines (Basel); 2021 Oct; 12(10):. PubMed ID: 34683260 [TBL] [Abstract][Full Text] [Related]
5. An in-memory computing architecture based on a duplex two-dimensional material structure for in situ machine learning. Ning H; Yu Z; Zhang Q; Wen H; Gao B; Mao Y; Li Y; Zhou Y; Zhou Y; Chen J; Liu L; Wang W; Li T; Li Y; Meng W; Li W; Li Y; Qiu H; Shi Y; Chai Y; Wu H; Wang X Nat Nanotechnol; 2023 May; 18(5):493-500. PubMed ID: 36941361 [TBL] [Abstract][Full Text] [Related]
6. Self-Selective Multi-Terminal Memtransistor Crossbar Array for In-Memory Computing. Feng X; Li S; Wong SL; Tong S; Chen L; Zhang P; Wang L; Fong X; Chi D; Ang KW ACS Nano; 2021 Jan; 15(1):1764-1774. PubMed ID: 33443417 [TBL] [Abstract][Full Text] [Related]
7. An artificial neural network chip based on two-dimensional semiconductor. Ma S; Wu T; Chen X; Wang Y; Tang H; Yao Y; Wang Y; Zhu Z; Deng J; Wan J; Lu Y; Sun Z; Xu Z; Riaud A; Wu C; Zhang DW; Chai Y; Zhou P; Ren J; Bao W Sci Bull (Beijing); 2022 Feb; 67(3):270-277. PubMed ID: 36546076 [TBL] [Abstract][Full Text] [Related]
9. The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFET. Li W; Liu H; Wang S; Chen S; Wang Q Nanoscale Res Lett; 2017 Sep; 12(1):524. PubMed ID: 28875269 [TBL] [Abstract][Full Text] [Related]
10. A newly developed transparent and flexible one-transistor memory device using advanced nanomaterials for medical and artificial intelligence applications. Dai M; Hu Y; Huo C; Webster TJ; Guo L Int J Nanomedicine; 2019; 14():5691-5696. PubMed ID: 31413569 [No Abstract] [Full Text] [Related]
11. Analysis of a Lateral Grain Boundary for Reducing Performance Variations in Poly-Si 1T-DRAM. Yoo S; Sun W; Shin H Micromachines (Basel); 2020 Oct; 11(11):. PubMed ID: 33105643 [TBL] [Abstract][Full Text] [Related]
12. Ferroelectric field-effect transistors for logic and in-situ memory applications. Liu L; Hou X; Zhang H; Wang J; Zhou P Nanotechnology; 2020 Jun; 31(42):424007. PubMed ID: 32599566 [TBL] [Abstract][Full Text] [Related]
13. An Aqueous Analog MAC Machine. Jung WB; Jung HS; Wang J; Hinton H; Fournier M; Horgan A; Godron X; Nicol R; Ham D Adv Mater; 2023 Sep; 35(37):e2205096. PubMed ID: 35998945 [TBL] [Abstract][Full Text] [Related]
14. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing. Luo ZD; Zhang S; Liu Y; Zhang D; Gan X; Seidel J; Liu Y; Han G; Alexe M; Hao Y ACS Nano; 2022 Feb; 16(2):3362-3372. PubMed ID: 35147405 [TBL] [Abstract][Full Text] [Related]
15. Low-Voltage, CMOS-Free Synaptic Memory Based on Li Li Y; Fuller EJ; Asapu S; Agarwal S; Kurita T; Yang JJ; Talin AA ACS Appl Mater Interfaces; 2019 Oct; 11(42):38982-38992. PubMed ID: 31559816 [TBL] [Abstract][Full Text] [Related]
16. Li Y; Xiao TP; Bennett CH; Isele E; Melianas A; Tao H; Marinella MJ; Salleo A; Fuller EJ; Talin AA Front Neurosci; 2021; 15():636127. PubMed ID: 33897351 [TBL] [Abstract][Full Text] [Related]
17. Small footprint transistor architecture for photoswitching logic and in situ memory. Liu C; Chen H; Hou X; Zhang H; Han J; Jiang YG; Zeng X; Zhang DW; Zhou P Nat Nanotechnol; 2019 Jul; 14(7):662-667. PubMed ID: 31133664 [TBL] [Abstract][Full Text] [Related]
18. A 1T Dynamic Random Access Memory Cell Based on Gated Thyristor with Surrounding Gate Structure for High Scalability. Kim H; Kim S; Kim HM; Lee K; Kim S; Pak BG J Nanosci Nanotechnol; 2018 Sep; 18(9):5919-5924. PubMed ID: 29677717 [TBL] [Abstract][Full Text] [Related]
19. Logic-in-memory based on an atomically thin semiconductor. Migliato Marega G; Zhao Y; Avsar A; Wang Z; Tripathi M; Radenovic A; Kis A Nature; 2020 Nov; 587(7832):72-77. PubMed ID: 33149289 [TBL] [Abstract][Full Text] [Related]