These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
265 related articles for article (PubMed ID: 34460742)
21. Lightweight and Energy-Efficient Deep Learning Accelerator for Real-Time Object Detection on Edge Devices. Kim K; Jang SJ; Park J; Lee E; Lee SS Sensors (Basel); 2023 Jan; 23(3):. PubMed ID: 36772225 [TBL] [Abstract][Full Text] [Related]
23. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation. Qi Z; Chen W; Naqvi RA; Siddique K Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766 [TBL] [Abstract][Full Text] [Related]
24. Efficient Binary Weight Convolutional Network Accelerator for Speech Recognition. Guo L; Mu S; Deng Y; Shi C; Yan B; Xiao Z Sensors (Basel); 2023 Jan; 23(3):. PubMed ID: 36772567 [TBL] [Abstract][Full Text] [Related]
25. FPGA-Based High-Throughput CNN Hardware Accelerator With High Computing Resource Utilization Ratio. Huang W; Wu H; Chen Q; Luo C; Zeng S; Li T; Huang Y IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):4069-4083. PubMed ID: 33587711 [TBL] [Abstract][Full Text] [Related]
26. High-Efficiency Parallel Cryptographic Accelerator for Real-Time Guaranteeing Dynamic Data Security in Embedded Systems. Zhang Z; Wang X; Hao Q; Xu D; Zhang J; Liu J; Ma J Micromachines (Basel); 2021 May; 12(5):. PubMed ID: 34063441 [TBL] [Abstract][Full Text] [Related]
27. Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs. Liu S; Fan H; Ferianc M; Niu X; Shi H; Luk W IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):3974-3987. PubMed ID: 33577458 [TBL] [Abstract][Full Text] [Related]
28. FPGA Correlator for Applications in Embedded Smart Devices. Moore CH; Lin W Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296 [TBL] [Abstract][Full Text] [Related]
29. Reduced-Parameter YOLO-like Object Detector Oriented to Resource-Constrained Platform. Zheng X; He T Sensors (Basel); 2023 Mar; 23(7):. PubMed ID: 37050569 [TBL] [Abstract][Full Text] [Related]
31. High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point. Fan H; Liu S; Que Z; Niu X; Luk W IEEE Trans Neural Netw Learn Syst; 2023 Aug; 34(8):4473-4487. PubMed ID: 34644253 [TBL] [Abstract][Full Text] [Related]
32. Region-referenced phase unwrapping architecture for digital holographic microscopy. Hwang WJ; Chen HY; Cheng CJ Appl Opt; 2015 Jan; 54(1):A67-75. PubMed ID: 25967024 [TBL] [Abstract][Full Text] [Related]
33. Lossless Decompression Accelerator for Embedded Processor with GUI. Hwang GB; Cho KN; Han CY; Oh HW; Yoon YH; Lee SE Micromachines (Basel); 2021 Jan; 12(2):. PubMed ID: 33572563 [TBL] [Abstract][Full Text] [Related]
34. Custom Hardware Architectures for Deep Learning on Portable Devices: A Review. Zaman KS; Reaz MBI; Md Ali SH; Bakar AAA; Chowdhury MEH IEEE Trans Neural Netw Learn Syst; 2022 Nov; 33(11):6068-6088. PubMed ID: 34086580 [TBL] [Abstract][Full Text] [Related]
35. Design of an Efficient CNN-based Cough Detection System on Lightweight FPGA. Peng P; Jiang K; You M; Xie J; Zhou H; Xu W; Lu J; Li X; Xu Y IEEE Trans Biomed Circuits Syst; 2023 Jan; PP():. PubMed ID: 37018680 [TBL] [Abstract][Full Text] [Related]
36. NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps. Aimar A; Mostafa H; Calabrese E; Rios-Navarro A; Tapiador-Morales R; Lungu IA; Milde MB; Corradi F; Linares-Barranco A; Liu SC; Delbruck T IEEE Trans Neural Netw Learn Syst; 2019 Mar; 30(3):644-656. PubMed ID: 30047912 [TBL] [Abstract][Full Text] [Related]
37. Scalable Digital Neuromorphic Architecture for Large-Scale Biophysically Meaningful Neural Network With Multi-Compartment Neurons. Yang S; Deng B; Wang J; Li H; Lu M; Che Y; Wei X; Loparo KA IEEE Trans Neural Netw Learn Syst; 2020 Jan; 31(1):148-162. PubMed ID: 30892250 [TBL] [Abstract][Full Text] [Related]
38. QuantLaneNet: A 640-FPS and 34-GOPS/W FPGA-Based CNN Accelerator for Lane Detection. Lam DK; Du CV; Pham HL Sensors (Basel); 2023 Jul; 23(15):. PubMed ID: 37571445 [TBL] [Abstract][Full Text] [Related]
39. EDSSA: An Encoder-Decoder Semantic Segmentation Networks Accelerator on OpenCL-Based FPGA Platform. Huang H; Wu Y; Yu M; Shi X; Qiao F; Luo L; Wei Q; Liu X Sensors (Basel); 2020 Jul; 20(14):. PubMed ID: 32708851 [TBL] [Abstract][Full Text] [Related]
40. A System-on-Chip Based Hybrid Neuromorphic Compute Node Architecture for Reproducible Hyper-Real-Time Simulations of Spiking Neural Networks. Trensch G; Morrison A Front Neuroinform; 2022; 16():884033. PubMed ID: 35846779 [TBL] [Abstract][Full Text] [Related] [Previous] [Next] [New Search]