These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
173 related articles for article (PubMed ID: 34465704)
1. Optimized Memory Allocation and Power Minimization for FPGA-Based Image Processing. Garcia P; Bhowmik D; Stewart R; Michaelson G; Wallace A J Imaging; 2019 Jan; 5(1):. PubMed ID: 34465704 [TBL] [Abstract][Full Text] [Related]
2. Distributed large-scale graph processing on FPGAs. Sahebi A; Barbone M; Procaccini M; Luk W; Gaydadjiev G; Giorgi R J Big Data; 2023; 10(1):95. PubMed ID: 37283690 [TBL] [Abstract][Full Text] [Related]
3. Machine learning algorithms for FPGA Implementation in biomedical engineering applications: A review. Altman MB; Wan W; Hosseini AS; Arabi Nowdeh S; Alizadeh M Heliyon; 2024 Feb; 10(4):e26652. PubMed ID: 38434008 [TBL] [Abstract][Full Text] [Related]
4. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification. Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240 [TBL] [Abstract][Full Text] [Related]
5. Extending the BEAGLE library to a multi-FPGA platform. Jin Z; Bakos JD BMC Bioinformatics; 2013 Jan; 14():25. PubMed ID: 23331707 [TBL] [Abstract][Full Text] [Related]
6. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems. Pérez I; Figueroa M Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668 [TBL] [Abstract][Full Text] [Related]
7. Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model. Noorsal E; Rongi A; Ibrahim IR; Darus R; Kho D; Setumin S Micromachines (Basel); 2022 Jan; 13(2):. PubMed ID: 35208304 [TBL] [Abstract][Full Text] [Related]
8. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network. Shah N; Chaudhari P; Varghese K IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989 [TBL] [Abstract][Full Text] [Related]
9. X-Ray Tomography Reconstruction Accelerated on FPGA Through High-Level Synthesis Tools. Diakite D; Gac N IEEE Trans Biomed Circuits Syst; 2023 Apr; 17(2):375-389. PubMed ID: 37030851 [TBL] [Abstract][Full Text] [Related]
10. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays. Tufa GT; Andargie FA; Bijalwan A Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439 [TBL] [Abstract][Full Text] [Related]
12. A survey on FPGA-based sensor systems: towards intelligent and reconfigurable low-power sensors for computer vision, control and signal processing. García GJ; Jara CA; Pomares J; Alabdo A; Poggi LM; Torres F Sensors (Basel); 2014 Mar; 14(4):6247-78. PubMed ID: 24691100 [TBL] [Abstract][Full Text] [Related]
13. High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing. Shi R; Wong JSJ; So HK J Imaging; 2019 Mar; 5(3):. PubMed ID: 34460462 [TBL] [Abstract][Full Text] [Related]
14. Software-based high-level synthesis design of FPGA beamformers for synthetic aperture imaging. Amaro J; Yiu BY; Falcao G; Gomes MA; Yu AC IEEE Trans Ultrason Ferroelectr Freq Control; 2015 May; 62(5):862-70. PubMed ID: 25965680 [TBL] [Abstract][Full Text] [Related]
15. An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis. Spagnolo F; Perri S; Corsonello P Sensors (Basel); 2019 Jul; 19(14):. PubMed ID: 31373307 [TBL] [Abstract][Full Text] [Related]