These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

218 related articles for article (PubMed ID: 34644253)

  • 1. High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.
    Fan H; Liu S; Que Z; Niu X; Luk W
    IEEE Trans Neural Netw Learn Syst; 2023 Aug; 34(8):4473-4487. PubMed ID: 34644253
    [TBL] [Abstract][Full Text] [Related]  

  • 2. FPGA-Based Hybrid-Type Implementation of Quantized Neural Networks for Remote Sensing Applications.
    Wei X; Liu W; Chen L; Ma L; Chen H; Zhuang Y
    Sensors (Basel); 2019 Feb; 19(4):. PubMed ID: 30813259
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.
    Liu S; Fan H; Ferianc M; Niu X; Shi H; Luk W
    IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):3974-3987. PubMed ID: 33577458
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Quantization-Aware NN Layers with High-throughput FPGA Implementation for Edge AI.
    Pistellato M; Bergamasco F; Bigaglia G; Gasparetto A; Albarelli A; Boschetti M; Passerone R
    Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430583
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions.
    Sestito C; Spagnolo F; Perri S
    J Imaging; 2021 Oct; 7(10):. PubMed ID: 34677296
    [TBL] [Abstract][Full Text] [Related]  

  • 6. A Hardware-Friendly Low-Bit Power-of-Two Quantization Method for CNNs and Its FPGA Implementation.
    Sui X; Lv Q; Bai Y; Zhu B; Zhi L; Yang Y; Tan Z
    Sensors (Basel); 2022 Sep; 22(17):. PubMed ID: 36081072
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique.
    Hou J; Liu Z; Yang Z; Yang C
    Micromachines (Basel); 2024 Jan; 15(1):. PubMed ID: 38276848
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Design of Fully Spectral CNNs for Efficient FPGA-Based Acceleration.
    Liu S; Fan H; Luk W
    IEEE Trans Neural Netw Learn Syst; 2024 Jun; 35(6):8111-8123. PubMed ID: 36459611
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Accelerating GRAPPA reconstruction using SoC design for real-time cardiac MRI.
    Basit A; Inam O; Omer H
    Comput Biol Med; 2023 Jun; 160():107008. PubMed ID: 37159960
    [TBL] [Abstract][Full Text] [Related]  

  • 10. A Hardware-Friendly High-Precision CNN Pruning Method and Its FPGA Implementation.
    Sui X; Lv Q; Zhi L; Zhu B; Yang Y; Zhang Y; Tan Z
    Sensors (Basel); 2023 Jan; 23(2):. PubMed ID: 36679624
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
    Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
    J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
    [TBL] [Abstract][Full Text] [Related]  

  • 12. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Parameterizable Design on Convolutional Neural Networks Using Chisel Hardware Construction Language.
    Madineni MC; Vega M; Yang X
    Micromachines (Basel); 2023 Feb; 14(3):. PubMed ID: 36984938
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Hybrid Precision Floating-Point (HPFP) Selection to Optimize Hardware-Constrained Accelerator for CNN Training.
    Junaid M; Aliev H; Park S; Kim H; Yoo H; Sim S
    Sensors (Basel); 2024 Mar; 24(7):. PubMed ID: 38610356
    [TBL] [Abstract][Full Text] [Related]  

  • 15. A Post-training Quantization Method for the Design of Fixed-Point-Based FPGA/ASIC Hardware Accelerators for LSTM/GRU Algorithms.
    Rapuano E; Pacini T; Fanucci L
    Comput Intell Neurosci; 2022; 2022():9485933. PubMed ID: 35602644
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Efficient Layer-Wise
    Xie X; Zhu M; Lu S; Wang Z
    Micromachines (Basel); 2023 Feb; 14(3):. PubMed ID: 36984936
    [TBL] [Abstract][Full Text] [Related]  

  • 17. An FPGA-Based YOLOv5 Accelerator for Real-Time Industrial Vision Applications.
    Yan Z; Zhang B; Wang D
    Micromachines (Basel); 2024 Sep; 15(9):. PubMed ID: 39337824
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure.
    Xu Y; Luo J; Sun W
    Sensors (Basel); 2024 Mar; 24(7):. PubMed ID: 38610450
    [TBL] [Abstract][Full Text] [Related]  

  • 19. SCA: Search-Based Computing Hardware Architecture with Precision Scalable and Computation Reconfigurable Scheme.
    Chang L; Zhao X; Zhou J
    Sensors (Basel); 2022 Nov; 22(21):. PubMed ID: 36366242
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Adaptive Global Power-of-Two Ternary Quantization Algorithm Based on Unfixed Boundary Thresholds.
    Sui X; Lv Q; Ke C; Li M; Zhuang M; Yu H; Tan Z
    Sensors (Basel); 2023 Dec; 24(1):. PubMed ID: 38203043
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 11.