These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
139 related articles for article (PubMed ID: 34832709)
21. Asymmetric programming: a highly reliable metadata allocation strategy for MLC NAND flash memory-based sensor systems. Huang M; Liu Z; Qiao L Sensors (Basel); 2014 Oct; 14(10):18851-77. PubMed ID: 25310473 [TBL] [Abstract][Full Text] [Related]
22. Effects of the Grain Boundary and Interface Traps on the Electrical Characteristics of 3D NAND Flash Memory Devices. Lee JG; Kim TW J Nanosci Nanotechnol; 2018 Mar; 18(3):1944-1947. PubMed ID: 29448689 [TBL] [Abstract][Full Text] [Related]
23. Effect of Word-Line Bias on Linearity of Multi-Level Conductance Steps for Multi-Layer Neural Networks Based on NAND Flash Cells. Lee ST; Lim S; Choi N; Bae JH; Kwon D; Kim HS; Park BG; Lee JH J Nanosci Nanotechnol; 2020 Jul; 20(7):4138-4142. PubMed ID: 31968431 [TBL] [Abstract][Full Text] [Related]
24. Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices. Lee JG; Kim TW J Nanosci Nanotechnol; 2019 Oct; 19(10):6202-6205. PubMed ID: 31026937 [TBL] [Abstract][Full Text] [Related]
25. A Scalable Bidimensional Randomization Scheme for TLC 3D NAND Flash Memories. Favalli M; Zambelli C; Marelli A; Micheloni R; Olivo P Micromachines (Basel); 2021 Jun; 12(7):. PubMed ID: 34199140 [TBL] [Abstract][Full Text] [Related]
26. Novel Program Scheme of Vertical NAND Flash Memory for Reduction of Z-Interference. Yi SI; Kim J Micromachines (Basel); 2021 May; 12(5):. PubMed ID: 34065435 [TBL] [Abstract][Full Text] [Related]
27. Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories. Chen F; Chen B; Lin H; Kong Y; Liu X; Zhan X; Chen J Micromachines (Basel); 2021 Sep; 12(10):. PubMed ID: 34683203 [TBL] [Abstract][Full Text] [Related]
28. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon memory device with different tunneling oxide thicknesses. Kim HJ; You JH; Kim SH; Kwack KD; Kim TW J Nanosci Nanotechnol; 2011 Jul; 11(7):6109-13. PubMed ID: 22121667 [TBL] [Abstract][Full Text] [Related]
29. Suppression of inhibit cell Vth disturbance in three dimensional stack NAND flash memory. Choe BI; Park BG; Lee JK; Lee JH J Nanosci Nanotechnol; 2013 Sep; 13(9):6382-8. PubMed ID: 24205666 [TBL] [Abstract][Full Text] [Related]
30. An SVM-Based NAND Flash Endurance Prediction Method. Zhang H; Wang J; Chen Z; Pan Y; Lu Z; Liu Z Micromachines (Basel); 2021 Jun; 12(7):. PubMed ID: 34202062 [TBL] [Abstract][Full Text] [Related]
31. Controlling the Carrier Injection Efficiency in 3D Nanocrystalline Silicon Floating Gate Memory by Novel Design of Control Layer. Hu H; Ma Z; Yu X; Chen T; Zhou C; Li W; Chen K; Xu J; Xu L Nanomaterials (Basel); 2023 Mar; 13(6):. PubMed ID: 36985856 [TBL] [Abstract][Full Text] [Related]
32. Random Telegraph Noise in 3D NAND Flash Memories. Spinelli AS; Malavena G; Lacaita AL; Monzio Compagnoni C Micromachines (Basel); 2021 Jun; 12(6):. PubMed ID: 34208725 [TBL] [Abstract][Full Text] [Related]
33. Reduce cell to cell charge interference by virtual ground inclusion in 3-dimensional vertical gate NAND flash memory. Choi S; Lee J; Oh S; Lee SB J Nanosci Nanotechnol; 2011 Jul; 11(7):5865-9. PubMed ID: 22121622 [TBL] [Abstract][Full Text] [Related]
34. Interface engineering of 9X stacked 3D NAND flash memory using hydrogen post-treatment annealing. Choi S; Kim S; Bang S; Kim J; Park DG; Jin S; Kim MJ; Kwon E; Lee JW Nanotechnology; 2022 Oct; 34(2):. PubMed ID: 36198255 [TBL] [Abstract][Full Text] [Related]
35. Prediction models of bit errors for NAND flash memory using 200 days of measured data. Wei D; Qiao L; Chen X; Feng H; Peng X Rev Sci Instrum; 2019 Jun; 90(6):064702. PubMed ID: 31255025 [TBL] [Abstract][Full Text] [Related]
36. Bilayer LDPC Codes Combined with Perturbed Decoding for MLC NAND Flash Memory. Kong L; Liu H; Hou W; Meng C Entropy (Basel); 2024 Jan; 26(1):. PubMed ID: 38248180 [TBL] [Abstract][Full Text] [Related]
37. The Optimization of Gate All Around-L-Shaped Bottom Select Transistor in 3D NAND Flash Memory. Zou X; Jin L; Jiang D; Zhang Y; Chen G; Xia Z; Huo Z J Nanosci Nanotechnol; 2018 Aug; 18(8):5528-5533. PubMed ID: 29458606 [TBL] [Abstract][Full Text] [Related]
38. Electrical characteristics of nanoscale NAND silicon-oxide-nitride-oxide-silicon flash memory devices fabricated on SOI substrates. Ryu JT; You JH; Yoo KH; Kim TW J Nanosci Nanotechnol; 2011 Aug; 11(8):7512-5. PubMed ID: 22103232 [TBL] [Abstract][Full Text] [Related]
39. Characteristics of junctionless charge trap flash memory for 3D stacked NAND flash. Oh J; Na H; Park S; Sohn H J Nanosci Nanotechnol; 2013 Sep; 13(9):6413-5. PubMed ID: 24205672 [TBL] [Abstract][Full Text] [Related]
40. Optimal Energetic-Trap Distribution of Nano-Scaled Charge Trap Nitride for Wider Nam K; Park C; Yoon JS; Yun H; Jang H; Cho K; Kang HJ; Park MS; Sim J; Choi HC; Baek RH Nanomaterials (Basel); 2022 May; 12(11):. PubMed ID: 35683664 [TBL] [Abstract][Full Text] [Related] [Previous] [Next] [New Search]