172 related articles for article (PubMed ID: 35208392)
1. A Heterogeneous Architecture for the Vision Processing Unit with a Hybrid Deep Neural Network Accelerator.
Liu P; Yang Z; Kang L; Wang J
Micromachines (Basel); 2022 Feb; 13(2):. PubMed ID: 35208392
[TBL] [Abstract][Full Text] [Related]
2. Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip.
Perri S; Sestito C; Spagnolo F; Corsonello P
J Imaging; 2020 Aug; 6(9):. PubMed ID: 34460742
[TBL] [Abstract][Full Text] [Related]
3. ETA: An Efficient Training Accelerator for DNNs Based on Hardware-Algorithm Co-Optimization.
Lu J; Ni C; Wang Z
IEEE Trans Neural Netw Learn Syst; 2023 Oct; 34(10):7660-7674. PubMed ID: 35133969
[TBL] [Abstract][Full Text] [Related]
4. Resource-constrained FPGA/DNN co-design.
Zhang Z; Kouzani AZ
Neural Comput Appl; 2021; 33(21):14741-14751. PubMed ID: 34025038
[TBL] [Abstract][Full Text] [Related]
5. QuantLaneNet: A 640-FPS and 34-GOPS/W FPGA-Based CNN Accelerator for Lane Detection.
Lam DK; Du CV; Pham HL
Sensors (Basel); 2023 Jul; 23(15):. PubMed ID: 37571445
[TBL] [Abstract][Full Text] [Related]
6. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
Pérez I; Figueroa M
Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
[TBL] [Abstract][Full Text] [Related]
7. Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition.
Wu B; Wu X; Li P; Gao Y; Si J; Al-Dhahir N
Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339606
[TBL] [Abstract][Full Text] [Related]
8. Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions.
Sestito C; Spagnolo F; Perri S
J Imaging; 2021 Oct; 7(10):. PubMed ID: 34677296
[TBL] [Abstract][Full Text] [Related]
9. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG.
Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q
Front Physiol; 2023; 14():1079503. PubMed ID: 36814476
[TBL] [Abstract][Full Text] [Related]
10. Deep Convolutional Neural Networks for large-scale speech tasks.
Sainath TN; Kingsbury B; Saon G; Soltau H; Mohamed AR; Dahl G; Ramabhadran B
Neural Netw; 2015 Apr; 64():39-48. PubMed ID: 25439765
[TBL] [Abstract][Full Text] [Related]
11. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
[TBL] [Abstract][Full Text] [Related]
12. High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.
Fan H; Liu S; Que Z; Niu X; Luk W
IEEE Trans Neural Netw Learn Syst; 2023 Aug; 34(8):4473-4487. PubMed ID: 34644253
[TBL] [Abstract][Full Text] [Related]
13. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
Tufa GT; Andargie FA; Bijalwan A
Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
[TBL] [Abstract][Full Text] [Related]
14. An OpenCL-Based FPGA Accelerator for Faster R-CNN.
An J; Zhang D; Xu K; Wang D
Entropy (Basel); 2022 Sep; 24(10):. PubMed ID: 37420365
[TBL] [Abstract][Full Text] [Related]
15. NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps.
Aimar A; Mostafa H; Calabrese E; Rios-Navarro A; Tapiador-Morales R; Lungu IA; Milde MB; Corradi F; Linares-Barranco A; Liu SC; Delbruck T
IEEE Trans Neural Netw Learn Syst; 2019 Mar; 30(3):644-656. PubMed ID: 30047912
[TBL] [Abstract][Full Text] [Related]
16. FPGA-Based High-Throughput CNN Hardware Accelerator With High Computing Resource Utilization Ratio.
Huang W; Wu H; Chen Q; Luo C; Zeng S; Li T; Huang Y
IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):4069-4083. PubMed ID: 33587711
[TBL] [Abstract][Full Text] [Related]
17. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
Qi Z; Chen W; Naqvi RA; Siddique K
Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
[TBL] [Abstract][Full Text] [Related]
18. Neuromorphic LIF Row-by-Row Multiconvolution Processor for FPGA.
Tapiador-Morales R; Linares-Barranco A; Jimenez-Fernandez A; Jimenez-Moreno G
IEEE Trans Biomed Circuits Syst; 2019 Feb; 13(1):159-169. PubMed ID: 30418884
[TBL] [Abstract][Full Text] [Related]
19. A Lightweight Detection Method for Remote Sensing Images and Its Energy-Efficient Accelerator on Edge Devices.
Yang R; Chen Z; Wang B; Guo Y; Hu L
Sensors (Basel); 2023 Jul; 23(14):. PubMed ID: 37514790
[TBL] [Abstract][Full Text] [Related]
20. A Low Memory Requirement MobileNets Accelerator Based on FPGA for Auxiliary Medical Tasks.
Lin Y; Zhang Y; Yang X
Bioengineering (Basel); 2022 Dec; 10(1):. PubMed ID: 36671600
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
