157 related articles for article (PubMed ID: 36144174)
1. Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology.
Noh C; Han C; Won SM; Shin C
Micromachines (Basel); 2022 Sep; 13(9):. PubMed ID: 36144174
[TBL] [Abstract][Full Text] [Related]
2. Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit.
Han K; Qiao G; Deng Z; Zhang Y
Micromachines (Basel); 2017 Nov; 8(11):. PubMed ID: 30400520
[TBL] [Abstract][Full Text] [Related]
3. A Feasible Alternative to FDSOI and FinFET: Optimization of W/La
Mah SK; Ker PJ; Ahmad I; Zainul Abidin NF; Ali Gamel MM
Materials (Basel); 2021 Sep; 14(19):. PubMed ID: 34640118
[TBL] [Abstract][Full Text] [Related]
4. Effects of Random Nanosized TiN Grain on Characteristic of Gate-All-Around FinFETs with Ferroelectric HZO Layer.
Li Y; Chuang MH; Tsai YC
Nanoscale Res Lett; 2022 Jan; 17(1):16. PubMed ID: 35061127
[TBL] [Abstract][Full Text] [Related]
5. Core Insulator Nanosheet Transistor and Structure Optimization to Improve Gate Electrostatic Characteristics.
Joung S; Kim S
J Nanosci Nanotechnol; 2020 Aug; 20(8):4690-4698. PubMed ID: 32126642
[TBL] [Abstract][Full Text] [Related]
6. Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics.
Li Y; Zhao F; Cheng X; Liu H; Zan Y; Li J; Zhang Q; Wu Z; Luo J; Wang W
Nanomaterials (Basel); 2021 Jun; 11(7):. PubMed ID: 34203194
[TBL] [Abstract][Full Text] [Related]
7. Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs.
Gu J; Zhang Q; Wu Z; Yao J; Zhang Z; Zhu X; Wang G; Li J; Zhang Y; Cai Y; Xu R; Xu G; Xu Q; Yin H; Luo J; Wang W; Ye T
Nanomaterials (Basel); 2021 Jan; 11(2):. PubMed ID: 33530292
[TBL] [Abstract][Full Text] [Related]
8. A Review of Reliability in Gate-All-Around Nanosheet Devices.
Wang M
Micromachines (Basel); 2024 Feb; 15(2):. PubMed ID: 38398997
[TBL] [Abstract][Full Text] [Related]
9. Development and Analysis of a Three-Fin Trigate Q-FinFET for a 3 nm Technology Node with a Strained-Silicon Channel System.
Nanda S; Dhar RS; Awwad F; Hussein MI
Nanomaterials (Basel); 2023 May; 13(10):. PubMed ID: 37242078
[TBL] [Abstract][Full Text] [Related]
10. On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node.
Wong H; Kakushima K
Nanomaterials (Basel); 2022 May; 12(10):. PubMed ID: 35630961
[TBL] [Abstract][Full Text] [Related]
11. Implementation of Gate-All-Around Gate-Engineered Charge Plasma Nanowire FET-Based Common Source Amplifier.
Singh S; Solay LR; Anand S; Kumar N; Ranjan R; Singh A
Micromachines (Basel); 2023 Jun; 14(7):. PubMed ID: 37512666
[TBL] [Abstract][Full Text] [Related]
12. The Optimization and Analysis of a Triple-Fin Heterostructure-on-Insulator Fin Field-Effect Transistor with a Stacked High-k Configuration and 10 nm Channel Length.
Saha P; Sankar Dhar R; Nanda S; Kumar K; Alathbah M
Nanomaterials (Basel); 2023 Nov; 13(23):. PubMed ID: 38063707
[TBL] [Abstract][Full Text] [Related]
13. 3D modeling of dual-gate FinFET.
Mil'shtein S; Devarakonda L; Zanchi B; Palma J
Nanoscale Res Lett; 2012 Nov; 7(1):625. PubMed ID: 23148493
[TBL] [Abstract][Full Text] [Related]
14. A Novel Germanium-Around-Source Gate-All-Around tunnelling Field-Effect Transistor for Low-Power Applications.
Han K; Long S; Deng Z; Zhang Y; Li J
Micromachines (Basel); 2020 Feb; 11(2):. PubMed ID: 32028719
[TBL] [Abstract][Full Text] [Related]
15. Trench FinFET Nanostructure with Advanced Ferroelectric Nanomaterial HfZrO
Yan SC; Wu CH; Sun CJ; Lin YW; Yao YJ; Wu YC
Nanomaterials (Basel); 2022 Jun; 12(13):. PubMed ID: 35807999
[TBL] [Abstract][Full Text] [Related]
16. Electrical characteristic fluctuation of 16-nm-gate trapezoidal bulk FinFET devices with fixed top-fin width induced by random discrete dopants.
Huang WT; Li Y
Nanoscale Res Lett; 2015; 10():116. PubMed ID: 25897299
[TBL] [Abstract][Full Text] [Related]
17. Comprehensive Power Gain Assessment of GaN-SOI-FinFET for Improved RF/Wireless Performance Using TCAD.
Kumar A; Gupta N; Goyal AK; Massoud Y
Micromachines (Basel); 2022 Aug; 13(9):. PubMed ID: 36144042
[TBL] [Abstract][Full Text] [Related]
18. Design Optimization of Double-Gate Isosceles Trapezoid Tunnel Field-Effect Transistor (DGIT-TFET).
Gu HY; Kim S
Micromachines (Basel); 2019 Mar; 10(4):. PubMed ID: 30935007
[TBL] [Abstract][Full Text] [Related]
19. Design Optimization of Ge/GaAs-Based Heterojunction Gate-All-Around (GAA) Arch-Shaped Tunneling Field-Effect Transistor (A-TFET).
Seo JH; Yoon YJ; Kang IM
J Nanosci Nanotechnol; 2018 Sep; 18(9):6602-6605. PubMed ID: 29677842
[TBL] [Abstract][Full Text] [Related]
20. Journey of MOSFET from Planar to Gate All Around: A Review.
Bhol K; Jena B; Nanda U
Recent Pat Nanotechnol; 2022 May; 16(4):326-332. PubMed ID: 34825645
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
