These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

267 related articles for article (PubMed ID: 36366242)

  • 1. SCA: Search-Based Computing Hardware Architecture with Precision Scalable and Computation Reconfigurable Scheme.
    Chang L; Zhao X; Zhou J
    Sensors (Basel); 2022 Nov; 22(21):. PubMed ID: 36366242
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Distributed large-scale graph processing on FPGAs.
    Sahebi A; Barbone M; Procaccini M; Luk W; Gaydadjiev G; Giorgi R
    J Big Data; 2023; 10(1):95. PubMed ID: 37283690
    [TBL] [Abstract][Full Text] [Related]  

  • 3. High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.
    Fan H; Liu S; Que Z; Niu X; Luk W
    IEEE Trans Neural Netw Learn Syst; 2023 Aug; 34(8):4473-4487. PubMed ID: 34644253
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Scalable Digital Neuromorphic Architecture for Large-Scale Biophysically Meaningful Neural Network With Multi-Compartment Neurons.
    Yang S; Deng B; Wang J; Li H; Lu M; Che Y; Wei X; Loparo KA
    IEEE Trans Neural Netw Learn Syst; 2020 Jan; 31(1):148-162. PubMed ID: 30892250
    [TBL] [Abstract][Full Text] [Related]  

  • 5. A Hardware-Friendly High-Precision CNN Pruning Method and Its FPGA Implementation.
    Sui X; Lv Q; Zhi L; Zhu B; Yang Y; Zhang Y; Tan Z
    Sensors (Basel); 2023 Jan; 23(2):. PubMed ID: 36679624
    [TBL] [Abstract][Full Text] [Related]  

  • 6. A Post-training Quantization Method for the Design of Fixed-Point-Based FPGA/ASIC Hardware Accelerators for LSTM/GRU Algorithms.
    Rapuano E; Pacini T; Fanucci L
    Comput Intell Neurosci; 2022; 2022():9485933. PubMed ID: 35602644
    [TBL] [Abstract][Full Text] [Related]  

  • 7. SRAM-Based CIM Architecture Design for Event Detection.
    Sulaiman MBG; Lin JY; Li JB; Shih CM; Juang KC; Lu CC
    Sensors (Basel); 2022 Oct; 22(20):. PubMed ID: 36298205
    [TBL] [Abstract][Full Text] [Related]  

  • 8. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 9. FinFET 6T-SRAM All-Digital Compute-in-Memory for Artificial Intelligence Applications: An Overview and Analysis.
    Gul W; Shams M; Al-Khalili D
    Micromachines (Basel); 2023 Jul; 14(8):. PubMed ID: 37630071
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.
    Liu S; Fan H; Ferianc M; Niu X; Shi H; Luk W
    IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):3974-3987. PubMed ID: 33577458
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique.
    Hou J; Liu Z; Yang Z; Yang C
    Micromachines (Basel); 2024 Jan; 15(1):. PubMed ID: 38276848
    [TBL] [Abstract][Full Text] [Related]  

  • 12. A Hardware-Friendly Low-Bit Power-of-Two Quantization Method for CNNs and Its FPGA Implementation.
    Sui X; Lv Q; Bai Y; Zhu B; Zhi L; Yang Y; Tan Z
    Sensors (Basel); 2022 Sep; 22(17):. PubMed ID: 36081072
    [TBL] [Abstract][Full Text] [Related]  

  • 13. FPGA-Based Hybrid-Type Implementation of Quantized Neural Networks for Remote Sensing Applications.
    Wei X; Liu W; Chen L; Ma L; Chen H; Zhuang Y
    Sensors (Basel); 2019 Feb; 19(4):. PubMed ID: 30813259
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Hardware-Software Codesign Based Accelerated and Reconfigurable Methodology for String Matching in Computational Bioinformatics Applications.
    Gudur VY; Acharyya A
    IEEE/ACM Trans Comput Biol Bioinform; 2020; 17(4):1198-1210. PubMed ID: 30530335
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Space-efficient optical computing with an integrated chip diffractive neural network.
    Zhu HH; Zou J; Zhang H; Shi YZ; Luo SB; Wang N; Cai H; Wan LX; Wang B; Jiang XD; Thompson J; Luo XS; Zhou XH; Xiao LM; Huang W; Patrick L; Gu M; Kwek LC; Liu AQ
    Nat Commun; 2022 Feb; 13(1):1044. PubMed ID: 35210432
    [TBL] [Abstract][Full Text] [Related]  

  • 16. ETA: An Efficient Training Accelerator for DNNs Based on Hardware-Algorithm Co-Optimization.
    Lu J; Ni C; Wang Z
    IEEE Trans Neural Netw Learn Syst; 2023 Oct; 34(10):7660-7674. PubMed ID: 35133969
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Design Space Exploration of Hardware Spiking Neurons for Embedded Artificial Intelligence.
    Abderrahmane N; Lemaire E; Miramond B
    Neural Netw; 2020 Jan; 121():366-386. PubMed ID: 31593842
    [TBL] [Abstract][Full Text] [Related]  

  • 18. A Pipelined Non-Deterministic Finite Automaton-Based String Matching Scheme Using Merged State Transitions in an FPGA.
    Kim H; Choi KI
    PLoS One; 2016; 11(10):e0163535. PubMed ID: 27695114
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization.
    Jia X; Yang J; Liu R; Wang X; Cotofana SD; Zhao W
    IEEE Trans Neural Netw Learn Syst; 2021 Apr; 32(4):1703-1712. PubMed ID: 32386165
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Custom Hardware Architectures for Deep Learning on Portable Devices: A Review.
    Zaman KS; Reaz MBI; Md Ali SH; Bakar AAA; Chowdhury MEH
    IEEE Trans Neural Netw Learn Syst; 2022 Nov; 33(11):6068-6088. PubMed ID: 34086580
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 14.