These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
161 related articles for article (PubMed ID: 36500968)
1. Mechanism of Random Telegraph Noise in 22-nm FDSOI-Based MOSFET at Cryogenic Temperatures. Ma Y; Bi J; Wang H; Fan L; Zhao B; Shen L; Liu M Nanomaterials (Basel); 2022 Dec; 12(23):. PubMed ID: 36500968 [TBL] [Abstract][Full Text] [Related]
2. Random telegraph noise from resonant tunnelling at low temperatures. Li Z; Sotto M; Liu F; Husain MK; Yoshimoto H; Sasago Y; Hisamoto D; Tomita I; Tsuchiya Y; Saito S Sci Rep; 2018 Jan; 8(1):250. PubMed ID: 29321552 [TBL] [Abstract][Full Text] [Related]
3. A Feasible Alternative to FDSOI and FinFET: Optimization of W/La Mah SK; Ker PJ; Ahmad I; Zainul Abidin NF; Ali Gamel MM Materials (Basel); 2021 Sep; 14(19):. PubMed ID: 34640118 [TBL] [Abstract][Full Text] [Related]
4. Extraction of Distance Between Interface Trap and Oxide Trap from Random Telegraph Noise in Gate-Induced Drain Leakage. Seo Y; Yoo S; Shin J; Kim H; Kim H; Jeon S; Shin H J Nanosci Nanotechnol; 2016 May; 16(5):5247-51. PubMed ID: 27483908 [TBL] [Abstract][Full Text] [Related]
5. Study of a hysteresis window of FinFET and fully-depleted silicon-on-insulator (FDSOI) MOSFET with ferroelectric capacitor. Yoon C; Moon S; Shin C Nano Converg; 2020 Jun; 7(1):19. PubMed ID: 32483648 [TBL] [Abstract][Full Text] [Related]
6. Anomalous random telegraph noise in nanoscale transistors as direct evidence of two metastable states of oxide traps. Guo S; Wang R; Mao D; Wang Y; Huang R Sci Rep; 2017 Jul; 7(1):6239. PubMed ID: 28740136 [TBL] [Abstract][Full Text] [Related]
7. Semi-Automated Extraction of the Distribution of Single Defects for nMOS Transistors. Stampfer B; Schanovsky F; Grasser T; Waltl M Micromachines (Basel); 2020 Apr; 11(4):. PubMed ID: 32340395 [TBL] [Abstract][Full Text] [Related]
8. Empirical and Theoretical Modeling of Low-Frequency Noise Behavior of Ultrathin Silicon-on-Insulator MOSFETs Aiming at Low-Voltage and Low-Energy Regime. Omura Y Micromachines (Basel); 2018 Dec; 10(1):. PubMed ID: 30583561 [TBL] [Abstract][Full Text] [Related]
9. Au Nanoparticles/HfO₂/Fully Depleted Silicon-on-Insulator MOSFET Enabled Rapid Detection of Zeptomole COVID-19 Gene With Electrostatic Enrichment Process. Wang H; Liu J; Wei J; Xiao K; Chen Y; Jiang YL; Wan J IEEE Trans Electron Devices; 2023 Mar; 70(3):1236-1242. PubMed ID: 36972181 [TBL] [Abstract][Full Text] [Related]
10. Bias dependence in statistical random telegraph noise analysis based on nanoscale CMOS ring oscillators. Ramazanoglu S; Michalowska-Forsyth A; Deutschmann B Elektrotech Informationstechnik; 2024; 141(1):37-46. PubMed ID: 38464743 [TBL] [Abstract][Full Text] [Related]
11. Random Telegraph Noises from the Source Follower, the Photodiode Dark Current, and the Gate-Induced Sense Node Leakage in CMOS Image Sensors. Chao CY; Yeh SF; Wu MH; Chou KY; Tu H; Lee CL; Yin C; Paillet P; Goiffon V Sensors (Basel); 2019 Dec; 19(24):. PubMed ID: 31835566 [TBL] [Abstract][Full Text] [Related]
12. Analysis of Lanthanum Oxide Based Double-Gate SOI MOSFET using Monte-Carlo Process. Paramasivam P; Gowthaman N; Srivastava VM Recent Pat Nanotechnol; 2024 Jan; ():. PubMed ID: 38213154 [TBL] [Abstract][Full Text] [Related]
13. Few electron limit of n-type metal oxide semiconductor single electron transistors. Prati E; De Michielis M; Belli M; Cocco S; Fanciulli M; Kotekar-Patil D; Ruoff M; Kern DP; Wharam DA; Verduijn J; Tettamanzi GC; Rogge S; Roche B; Wacquez R; Jehl X; Vinet M; Sanquer M Nanotechnology; 2012 Jun; 23(21):215204. PubMed ID: 22552118 [TBL] [Abstract][Full Text] [Related]
14. Random Telegraph Noise Degradation Caused by Hot Carrier Injection in a 0.8 μm-Pitch 8.3Mpixel Stacked CMOS Image Sensor. Chao CY; Wu TM; Yeh SF; Lee CL; Tu H; Huang JC; Chang CH Sensors (Basel); 2023 Sep; 23(18):. PubMed ID: 37766015 [TBL] [Abstract][Full Text] [Related]
15. Molecular sensing using monolayer floating gate, fully depleted SOI MOSFET acting as an exponential transducer. Takulapalli BR ACS Nano; 2010 Feb; 4(2):999-1011. PubMed ID: 20085285 [TBL] [Abstract][Full Text] [Related]
16. CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology. Radamson HH; Miao Y; Zhou Z; Wu Z; Kong Z; Gao J; Yang H; Ren Y; Zhang Y; Shi J; Xiang J; Cui H; Lu B; Li J; Liu J; Lin H; Xu H; Li M; Cao J; He C; Duan X; Zhao X; Su J; Du Y; Yu J; Wu Y; Jiang M; Liang D; Li B; Dong Y; Wang G Nanomaterials (Basel); 2024 May; 14(10):. PubMed ID: 38786792 [TBL] [Abstract][Full Text] [Related]
17. Impact ionization-induced bistability in CMOS transistors at cryogenic temperatures for capacitorless memory applications. Zaslavsky A; Richter CA; Shrestha PR; Hoskins BD; Le ST; Madhavan A; McClelland JJ Appl Phys Lett; 2021; 119(4):. PubMed ID: 36873257 [TBL] [Abstract][Full Text] [Related]
18. Effect of Microwave Annealing on the Interface Properties Between the Top Silicon and Buried Oxide Layers in Silicon-on-Insulator MOSFETs. Lee GY; Cho WJ J Nanosci Nanotechnol; 2019 Oct; 19(10):6043-6049. PubMed ID: 31026905 [TBL] [Abstract][Full Text] [Related]
19. Investigation of Positive Bias Temperature Instability Characteristics of Fully Depleted Silicon on Insulator Tunneling Field Effect Transistor with High-k Dielectric Gate Stacks. Song HS; Kim SY; Lim DH; Kwon SK; Choi CH; Lee GW; Lee HD J Nanosci Nanotechnol; 2019 Oct; 19(10):6131-6134. PubMed ID: 31026922 [TBL] [Abstract][Full Text] [Related]
20. Study on the Thermal Conductivity Characteristics for Ultra-Thin Body FD SOI MOSFETs Based on Phonon Scattering Mechanisms. Zhang G; Lai J; Su Y; Li B; Li B; Bu J; Yang CF Materials (Basel); 2019 Aug; 12(16):. PubMed ID: 31443215 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]