These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

125 related articles for article (PubMed ID: 36502095)

  • 1. Digital Image Decoder for Efficient Hardware Implementation.
    Savić G; Prokin M; Rajović V; Prokin D
    Sensors (Basel); 2022 Dec; 22(23):. PubMed ID: 36502095
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Hardware Implementation of a Fixed-Point Decoder for Low-Density Lattice Codes.
    Srivastava R; Gaudet VC; Mitran P
    J Signal Process Syst; 2022; 94(1):101-116. PubMed ID: 35222787
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Algorithm and VLSI Architecture Design of Low-Power SPIHT Decoder for mHealth Applications.
    Hsieh JH; Shih MJ; Huang XH
    IEEE Trans Biomed Circuits Syst; 2018 Dec; 12(6):1450-1457. PubMed ID: 30235146
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Resource efficient hardware architecture for fast computation of running max/min filters.
    Torres-Huitzil C
    ScientificWorldJournal; 2013; 2013():108103. PubMed ID: 24288456
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Comparison between Frame-Constrained Fix-Pixel-Value and Frame-Free Spiking-Dynamic-Pixel ConvNets for Visual Processing.
    Farabet C; Paz R; Pérez-Carrasco J; Zamarreño-Ramos C; Linares-Barranco A; Lecun Y; Culurciello E; Serrano-Gotarredona T; Linares-Barranco B
    Front Neurosci; 2012; 6():32. PubMed ID: 22518097
    [TBL] [Abstract][Full Text] [Related]  

  • 6. An area efficient and high throughput implementation of layered min-sum iterative construction a posteriori probability LDPC decoder.
    Raza H; Zaidi SAA; Rashid A; Haider S
    PLoS One; 2021; 16(3):e0249269. PubMed ID: 33780484
    [TBL] [Abstract][Full Text] [Related]  

  • 7. New architecture for MPEG video streaming system with backward playback support.
    Fu CH; Chan YL; Ip TP; Siu WC
    IEEE Trans Image Process; 2007 Sep; 16(9):2169-83. PubMed ID: 17784591
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Efficient BinDCT hardware architecture exploration and implementation on FPGA.
    Ben Abdelali A; Chatti I; Hannachi M; Mtibaa A
    J Adv Res; 2016 Nov; 7(6):909-922. PubMed ID: 27699066
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Event management for large scale event-driven digital hardware spiking neural networks.
    Caron LC; D'Haene M; Mailhot F; Schrauwen B; Rouat J
    Neural Netw; 2013 Sep; 45():83-93. PubMed ID: 23522624
    [TBL] [Abstract][Full Text] [Related]  

  • 10. A new hardware-efficient algorithm and reconfigurable architecture for image contrast enhancement.
    Huang SC; Chen WC
    IEEE Trans Image Process; 2014 Oct; 23(10):4426-37. PubMed ID: 25148665
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Hardware-efficient low-power image processing system for wireless capsule endoscopy.
    Turcza P; Duplaga M
    IEEE J Biomed Health Inform; 2013 Nov; 17(6):1046-56. PubMed ID: 24240723
    [TBL] [Abstract][Full Text] [Related]  

  • 12. [Design of an FPGA-based image guided surgery hardware platform].
    Zou FD; Qin BJ
    Zhongguo Yi Liao Qi Xie Za Zhi; 2008 Jul; 32(4):265-70, 274. PubMed ID: 18973036
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model.
    Noorsal E; Rongi A; Ibrahim IR; Darus R; Kho D; Setumin S
    Micromachines (Basel); 2022 Jan; 13(2):. PubMed ID: 35208304
    [TBL] [Abstract][Full Text] [Related]  

  • 14. OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism.
    Haggui N; Hamidouche W; Belghith F; Masmoudi N; Nezan JF
    J Signal Process Syst; 2022 Oct; ():1-13. PubMed ID: 36268535
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Efficient phase unwrapping architecture for digital holographic microscopy.
    Hwang WJ; Cheng SC; Cheng CJ
    Sensors (Basel); 2011; 11(10):9160-81. PubMed ID: 22163688
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Accelerating string set matching in FPGA hardware for bioinformatics research.
    Dandass YS; Burgess SC; Lawrence M; Bridges SM
    BMC Bioinformatics; 2008 Apr; 9():197. PubMed ID: 18412963
    [TBL] [Abstract][Full Text] [Related]  

  • 17. A Viterbi decoder and its hardware Trojan models: an FPGA-based implementation study.
    Kakkara V; Balasubramanian K; Yamuna B; Mishra D; Lingasubramanian K; Murugan S
    PeerJ Comput Sci; 2020; 6():e250. PubMed ID: 33816902
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Stream-based Hebbian eigenfilter for real-time neuronal spike discrimination.
    Yu B; Mak T; Li X; Smith L; Sun Y; Poon CS
    Biomed Eng Online; 2012 Apr; 11():18. PubMed ID: 22490725
    [TBL] [Abstract][Full Text] [Related]  

  • 19. FPGA implementation of self organizing map with digital phase locked loops.
    Hikawa H
    Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Customizable FPGA-Based Hardware Accelerator for Standard Convolution Processes Empowered with Quantization Applied to LiDAR Data.
    Silva J; Pereira P; Machado R; Névoa R; Melo-Pinto P; Fernandes D
    Sensors (Basel); 2022 Mar; 22(6):. PubMed ID: 35336357
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.