These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

125 related articles for article (PubMed ID: 36532812)

  • 1. A survey of field programmable gate array (FPGA)-based graph convolutional neural network accelerators: challenges and opportunities.
    Li S; Tao Y; Tang E; Xie T; Chen R
    PeerJ Comput Sci; 2022; 8():e1166. PubMed ID: 36532812
    [TBL] [Abstract][Full Text] [Related]  

  • 2. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems.
    Lee J; He J; Wang K
    Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique.
    Hou J; Liu Z; Yang Z; Yang C
    Micromachines (Basel); 2024 Jan; 15(1):. PubMed ID: 38276848
    [TBL] [Abstract][Full Text] [Related]  

  • 4. An OpenCL-Based FPGA Accelerator for Faster R-CNN.
    An J; Zhang D; Xu K; Wang D
    Entropy (Basel); 2022 Sep; 24(10):. PubMed ID: 37420365
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
    Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
    J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Distributed large-scale graph processing on FPGAs.
    Sahebi A; Barbone M; Procaccini M; Luk W; Gaydadjiev G; Giorgi R
    J Big Data; 2023; 10(1):95. PubMed ID: 37283690
    [TBL] [Abstract][Full Text] [Related]  

  • 7. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition.
    Wu B; Wu X; Li P; Gao Y; Si J; Al-Dhahir N
    Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339606
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
    Tufa GT; Andargie FA; Bijalwan A
    Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions.
    Sestito C; Spagnolo F; Perri S
    J Imaging; 2021 Oct; 7(10):. PubMed ID: 34677296
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Quantization-Aware NN Layers with High-throughput FPGA Implementation for Edge AI.
    Pistellato M; Bergamasco F; Bigaglia G; Gasparetto A; Albarelli A; Boschetti M; Passerone R
    Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430583
    [TBL] [Abstract][Full Text] [Related]  

  • 12. An FPGA implementation of Bayesian inference with spiking neural networks.
    Li H; Wan B; Fang Y; Li Q; Liu JK; An L
    Front Neurosci; 2023; 17():1291051. PubMed ID: 38249589
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG.
    Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q
    Front Physiol; 2023; 14():1079503. PubMed ID: 36814476
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure.
    Xu Y; Luo J; Sun W
    Sensors (Basel); 2024 Mar; 24(7):. PubMed ID: 38610450
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
    Qi Z; Chen W; Naqvi RA; Siddique K
    Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
    [TBL] [Abstract][Full Text] [Related]  

  • 16. EDSSA: An Encoder-Decoder Semantic Segmentation Networks Accelerator on OpenCL-Based FPGA Platform.
    Huang H; Wu Y; Yu M; Shi X; Qiao F; Luo L; Wei Q; Liu X
    Sensors (Basel); 2020 Jul; 20(14):. PubMed ID: 32708851
    [TBL] [Abstract][Full Text] [Related]  

  • 17. High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.
    Fan H; Liu S; Que Z; Niu X; Luk W
    IEEE Trans Neural Netw Learn Syst; 2023 Aug; 34(8):4473-4487. PubMed ID: 34644253
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Programming and Runtime Support to
    Huang M; Wu D; Yu CH; Fang Z; Interlandi M; Condie T; Cong J
    Proc ACM Symp Cloud Comput; 2016 Oct; 2016():456-469. PubMed ID: 28317049
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A Versatile Approach for Adaptive Grid Mapping and Grid Flex-Graph Exploration with a Field-Programmable Gate Array-Based Robot Using Hardware Schemes.
    Basha M; Siva Kumar M; Chinnaiah MC; Lam SK; Srikanthan T; Divya Vani G; Janardhan N; Hari Krishna D; Dubey S
    Sensors (Basel); 2024 Apr; 24(9):. PubMed ID: 38732882
    [TBL] [Abstract][Full Text] [Related]  

  • 20. FPGA Implementation of Complex-Valued Neural Network for Polar-Represented Image Classification.
    Ahmad M; Zhang L; Chowdhury MEH
    Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339614
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.