153 related articles for article (PubMed ID: 36560862)
1. Locally Thinned, Core-Shell Nanowire-Integrated Multi-gate MoS
Xiao Y; Zou G; Huo J; Sun T; Feng B; Liu L
ACS Appl Mater Interfaces; 2023 Jan; 15(1):1563-1573. PubMed ID: 36560862
[TBL] [Abstract][Full Text] [Related]
2. Plasmon-Induced Heterointerface Thinning for Schottky Barrier Modification of Core/Shell SiC/SiO
Xing S; Lin L; Huo J; Zou G; Sheng X; Liu L; Zhou YN
ACS Appl Mater Interfaces; 2019 Mar; 11(9):9326-9332. PubMed ID: 30757894
[TBL] [Abstract][Full Text] [Related]
3. Realizing an Omega-Shaped Gate MoS
Zhao DH; Tian ZL; Liu H; Gu ZH; Zhu H; Chen L; Sun QQ; Zhang DW
ACS Appl Mater Interfaces; 2020 Mar; 12(12):14308-14314. PubMed ID: 32100523
[TBL] [Abstract][Full Text] [Related]
4. Vertical Ge/Si Core/Shell Nanowire Junctionless Transistor.
Chen L; Cai F; Otuonye U; Lu WD
Nano Lett; 2016 Jan; 16(1):420-6. PubMed ID: 26674542
[TBL] [Abstract][Full Text] [Related]
5. Direct-write fabrication of a nanoscale digital logic element on a single nanowire.
Roy S; Gao Z
Nanotechnology; 2010 Jun; 21(24):245306. PubMed ID: 20498519
[TBL] [Abstract][Full Text] [Related]
6. Unlocking the Origin of Superior Performance of a Si-Ge Core-Shell Nanowire Quantum Dot Field Effect Transistor.
Dhungana KB; Jaishi M; Pati R
Nano Lett; 2016 Jul; 16(7):3995-4000. PubMed ID: 27280769
[TBL] [Abstract][Full Text] [Related]
7. Integrated Logic Circuits Based on Wafer-Scale 2D-MoS
Lee JA; Yoon J; Hwang S; Hwang H; Kwon JD; Lee SK; Kim Y
Nanomaterials (Basel); 2023 Oct; 13(21):. PubMed ID: 37947714
[TBL] [Abstract][Full Text] [Related]
8. InAs Nanowire Transistors with Multiple, Independent Wrap-Gate Segments.
Burke AM; Carrad DJ; Gluschke JG; Storm K; Fahlvik Svensson S; Linke H; Samuelson L; Micolich AP
Nano Lett; 2015 May; 15(5):2836-43. PubMed ID: 25879492
[TBL] [Abstract][Full Text] [Related]
9. Programmable nanowire circuits for nanoprocessors.
Yan H; Choe HS; Nam S; Hu Y; Das S; Klemic JF; Ellenbogen JC; Lieber CM
Nature; 2011 Feb; 470(7333):240-4. PubMed ID: 21307937
[TBL] [Abstract][Full Text] [Related]
10. Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.
Jang WD; Yoon YJ; Cho MS; Jung JH; Lee SH; Jang J; Bae JH; Kang IM
Micromachines (Basel); 2019 Oct; 10(11):. PubMed ID: 31683726
[TBL] [Abstract][Full Text] [Related]
11. Logic Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors with Reliable Multilevel Contact Engineering.
Kumar A; Müller J; Pelloquin S; Lecestre A; Larrieu G
Nano Lett; 2024 Jul; 24(26):7825-7832. PubMed ID: 38885473
[TBL] [Abstract][Full Text] [Related]
12. Photo-Triggered Logic Circuits Assembled on Integrated Illuminants and Resonant Nanowires.
Li Q; Jiang C; Bi S; Asare-Yeboah K; He Z; Liu Y
ACS Appl Mater Interfaces; 2020 Oct; 12(41):46501-46508. PubMed ID: 32981308
[TBL] [Abstract][Full Text] [Related]
13. Combining axial and radial nanowire heterostructures: radial Esaki diodes and tunnel field-effect transistors.
Dey AW; Svensson J; Ek M; Lind E; Thelander C; Wernersson LE
Nano Lett; 2013; 13(12):5919-24. PubMed ID: 24224956
[TBL] [Abstract][Full Text] [Related]
14. Achieving short high-quality gate-all-around structures for horizontal nanowire field-effect transistors.
Gluschke JG; Seidl J; Burke AM; Lyttleton RW; Carrad DJ; Ullah AR; Fahlvik S; Lehmann S; Linke H; Micolich AP
Nanotechnology; 2019 Feb; 30(6):064001. PubMed ID: 30523834
[TBL] [Abstract][Full Text] [Related]
15. Molybdenum disulfide nanoflake-zinc oxide nanowire hybrid photoinverter.
Hosseini Shokouh SH; Pezeshki A; Ali Raza SR; Choi K; Min SW; Jeon PJ; Lee HS; Im S
ACS Nano; 2014 May; 8(5):5174-81. PubMed ID: 24717126
[TBL] [Abstract][Full Text] [Related]
16. Fabrication and characterization of directly-assembled ZnO nanowire field effect transistors with polymer gate dielectrics.
Yoon A; Hong WK; Lee T
J Nanosci Nanotechnol; 2007 Nov; 7(11):4101-5. PubMed ID: 18047128
[TBL] [Abstract][Full Text] [Related]
17. High-speed graphene transistors with a self-aligned nanowire gate.
Liao L; Lin YC; Bao M; Cheng R; Bai J; Liu Y; Qu Y; Wang KL; Huang Y; Duan X
Nature; 2010 Sep; 467(7313):305-8. PubMed ID: 20811365
[TBL] [Abstract][Full Text] [Related]
18. Tunable Tribotronic Dual-Gate Logic Devices Based on 2D MoS
Gao G; Wan B; Liu X; Sun Q; Yang X; Wang L; Pan C; Wang ZL
Adv Mater; 2018 Mar; 30(13):e1705088. PubMed ID: 29436069
[TBL] [Abstract][Full Text] [Related]
19. Parallel core-shell metal-dielectric-semiconductor germanium nanowires for high-current surround-gate field-effect transistors.
Zhang L; Tu R; Dai H
Nano Lett; 2006 Dec; 6(12):2785-9. PubMed ID: 17163706
[TBL] [Abstract][Full Text] [Related]
20. A facile route to Si nanowire gate-all-around field effect transistors with a steep subthreshold slope.
Lee JH; Kim BS; Choi SH; Jang Y; Hwang SW; Whang D
Nanoscale; 2013 Oct; 5(19):8968-72. PubMed ID: 23969942
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
