These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
122 related articles for article (PubMed ID: 36659560)
1. A non-volatile AND gate based on Al Li J; Zhang H; Ding Y; Li J; Wang S; Zhang DW; Zhou P Sci Bull (Beijing); 2019 Oct; 64(20):1518-1524. PubMed ID: 36659560 [TBL] [Abstract][Full Text] [Related]
2. Tunable charge-trap memory based on few-layer MoS2. Zhang E; Wang W; Zhang C; Jin Y; Zhu G; Sun Q; Zhang DW; Zhou P; Xiu F ACS Nano; 2015 Jan; 9(1):612-9. PubMed ID: 25496773 [TBL] [Abstract][Full Text] [Related]
3. An error-resilient non-volatile magneto-elastic universal logic gate with ultralow energy-delay product. Biswas AK; Atulasimha J; Bandyopadhyay S Sci Rep; 2014 Dec; 4():7553. PubMed ID: 25532757 [TBL] [Abstract][Full Text] [Related]
4. Charge trap memory based on few-layer black phosphorus. Feng Q; Yan F; Luo W; Wang K Nanoscale; 2016 Feb; 8(5):2686-92. PubMed ID: 26758336 [TBL] [Abstract][Full Text] [Related]
5. Ferroelectric field-effect transistors for logic and in-situ memory applications. Liu L; Hou X; Zhang H; Wang J; Zhou P Nanotechnology; 2020 Jun; 31(42):424007. PubMed ID: 32599566 [TBL] [Abstract][Full Text] [Related]
6. Eliminating Overerase Behavior by Designing Energy Band in High-Speed Charge-Trap Memory Based on WSe Liu C; Yan X; Wang J; Ding S; Zhou P; Zhang DW Small; 2017 May; 13(17):. PubMed ID: 28218820 [TBL] [Abstract][Full Text] [Related]
7. Excellent resistive switching properties of atomic layer-deposited Al2O3/HfO2/Al2O3 trilayer structures for non-volatile memory applications. Wang LG; Qian X; Cao YQ; Cao ZY; Fang GY; Li AD; Wu D Nanoscale Res Lett; 2015; 10():135. PubMed ID: 25852426 [TBL] [Abstract][Full Text] [Related]
8. Dual-gate manipulation of a HfZrOx-based MoS Liu Y; Li Q; Zhu H; Ji L; Sun Q; Zhang DW; Chen L Nanoscale; 2022 Dec; 15(1):313-320. PubMed ID: 36484482 [TBL] [Abstract][Full Text] [Related]
9. Logic and in-memory computing achieved in a single ferroelectric semiconductor transistor. Wang J; Wang F; Wang Z; Huang W; Yao Y; Wang Y; Yang J; Li N; Yin L; Cheng R; Zhan X; Shan C; He J Sci Bull (Beijing); 2021 Nov; 66(22):2288-2296. PubMed ID: 36654457 [TBL] [Abstract][Full Text] [Related]
10. Dielectric-Engineered High-Speed, Low-Power, Highly Reliable Charge Trap Flash-Based Synaptic Device for Neuromorphic Computing beyond Inference. Kim JP; Kim SK; Park S; Kuk SH; Kim T; Kim BH; Ahn SH; Cho YH; Jeong Y; Choi SY; Kim S Nano Lett; 2023 Jan; 23(2):451-461. PubMed ID: 36637103 [TBL] [Abstract][Full Text] [Related]
11. Electronic Structure and Charge-Trapping Characteristics of the Al Xu W; Zhang Y; Tang Z; Shao Z; Zhou G; Qin M; Zeng M; Wu S; Zhang Z; Gao J; Lu X; Liu J Nanoscale Res Lett; 2017 Dec; 12(1):270. PubMed ID: 28410556 [TBL] [Abstract][Full Text] [Related]
12. Charge Storage and Reliability Characteristics of Nonvolatile Memory Capacitors with HfO Spassov D; Paskaleva A; Guziewicz E; Wozniak W; Stanchev T; Ivanov T; Wojewoda-Budka J; Janusz-Skuza M Materials (Basel); 2022 Sep; 15(18):. PubMed ID: 36143596 [TBL] [Abstract][Full Text] [Related]
15. The Characteristics of Transparent Non-Volatile Memory Devices Employing Si-Rich SiO Park JH; Shin MH; Yi JS Nanomaterials (Basel); 2019 May; 9(5):. PubMed ID: 31121917 [TBL] [Abstract][Full Text] [Related]
16. Persistent charge storage and memory operation of top-gate transistors solely based on two-dimensional molybdenum disulfide. Tsai PC; Yan CR; Chang SJ; Chang SW; Lin SY Nanotechnology; 2023 May; 34(30):. PubMed ID: 37100046 [TBL] [Abstract][Full Text] [Related]
17. Roles of Oxygen Interstitial Defects in Atomic-Layer Deposited InGaZnO Thin Films with Controlling the Cationic Compositions and Gate-Stack Processes for the Devices with Subμm Channel Lengths. Bae SH; Yang JH; Kim YH; Kwon YH; Seong NJ; Choi KJ; Hwang CS; Yoon SM ACS Appl Mater Interfaces; 2022 Jul; 14(27):31010-31023. PubMed ID: 35785988 [TBL] [Abstract][Full Text] [Related]
18. Stretchable carbon nanotube charge-trap floating-gate memory and logic devices for wearable electronics. Son D; Koo JH; Song JK; Kim J; Lee M; Shim HJ; Park M; Lee M; Kim JH; Kim DH ACS Nano; 2015 May; 9(5):5585-93. PubMed ID: 25897592 [TBL] [Abstract][Full Text] [Related]
19. Double-Gate MoS Rodder MA; Vasishta S; Dodabalapur A ACS Appl Mater Interfaces; 2020 Jul; 12(30):33926-33933. PubMed ID: 32628007 [TBL] [Abstract][Full Text] [Related]