These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
8. A Novel Automate Python Edge-to-Edge: From Automated Generation on Cloud to User Application Deployment on Edge of Deep Neural Networks for Low Power IoT Systems FPGA-Based Acceleration. Belabed T; Ramos Gomes da Silva V; Quenon A; Valderamma C; Souani C Sensors (Basel); 2021 Sep; 21(18):. PubMed ID: 34577258 [TBL] [Abstract][Full Text] [Related]
9. Bio-Inspired Approaches to Safety and Security in IoT-Enabled Cyber-Physical Systems. Johnson AP; Al-Aqrabi H; Hill R Sensors (Basel); 2020 Feb; 20(3):. PubMed ID: 32033269 [TBL] [Abstract][Full Text] [Related]
10. FPGA Correlator for Applications in Embedded Smart Devices. Moore CH; Lin W Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296 [TBL] [Abstract][Full Text] [Related]
11. Review of State-of-the-Art FPGA Applications in IoT Networks. Magyari A; Chen Y Sensors (Basel); 2022 Oct; 22(19):. PubMed ID: 36236594 [TBL] [Abstract][Full Text] [Related]
12. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems. Lee J; He J; Wang K Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814 [TBL] [Abstract][Full Text] [Related]
13. Dynamically Reconfigurable Encryption and Decryption System Design for the Internet of Things Information Security. Wang Z; Yao Y; Tong X; Luo Q; Chen X Sensors (Basel); 2019 Jan; 19(1):. PubMed ID: 30609820 [TBL] [Abstract][Full Text] [Related]
14. FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method). Inam O; Basit A; Qureshi M; Omer H Comput Biol Med; 2020 Feb; 117():103598. PubMed ID: 32072979 [TBL] [Abstract][Full Text] [Related]
15. FPGA Modeling and Optimization of a SIMON Lightweight Block Cipher. Abed S; Jaffal R; Mohd BJ; Alshayeji M Sensors (Basel); 2019 Feb; 19(4):. PubMed ID: 30795605 [TBL] [Abstract][Full Text] [Related]
16. Hotspots Reduction for GALS NoC Using a Low-Latency Multistage Packet Reordering Approach. Li Z; Shen R; Yi M; Song Y; Wang X; Du G; Huang Z Micromachines (Basel); 2023 Feb; 14(2):. PubMed ID: 36838144 [TBL] [Abstract][Full Text] [Related]
17. FPGA Implementation for Elliptic Curve Cryptography Algorithm and Circuit with High Efficiency and Low Delay for IoT Applications. Wang D; Lin Y; Hu J; Zhang C; Zhong Q Micromachines (Basel); 2023 May; 14(5):. PubMed ID: 37241660 [TBL] [Abstract][Full Text] [Related]
18. Lightweight and Energy-Efficient Deep Learning Accelerator for Real-Time Object Detection on Edge Devices. Kim K; Jang SJ; Park J; Lee E; Lee SS Sensors (Basel); 2023 Jan; 23(3):. PubMed ID: 36772225 [TBL] [Abstract][Full Text] [Related]
19. X-Ray Tomography Reconstruction Accelerated on FPGA Through High-Level Synthesis Tools. Diakite D; Gac N IEEE Trans Biomed Circuits Syst; 2023 Apr; 17(2):375-389. PubMed ID: 37030851 [TBL] [Abstract][Full Text] [Related]
20. FPNA: interaction between FPGA and neural computation. Girau B Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]