These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
116 related articles for article (PubMed ID: 36904584)
1. Deep Learning Accelerators' Configuration Space Exploration Effect on Performance and Resource Utilization: A Gemmini Case Study. Gookyi DAN; Lee E; Kim K; Jang SJ; Lee SS Sensors (Basel); 2023 Feb; 23(5):. PubMed ID: 36904584 [TBL] [Abstract][Full Text] [Related]
2. Distributed large-scale graph processing on FPGAs. Sahebi A; Barbone M; Procaccini M; Luk W; Gaydadjiev G; Giorgi R J Big Data; 2023; 10(1):95. PubMed ID: 37283690 [TBL] [Abstract][Full Text] [Related]
3. An Accelerator Design Using a MTCA Decomposition Algorithm for CNNs. Zhao Y; Lu J; Chen X Sensors (Basel); 2020 Sep; 20(19):. PubMed ID: 32998366 [TBL] [Abstract][Full Text] [Related]
4. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification. Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240 [TBL] [Abstract][Full Text] [Related]
5. Power-Intent Systolic Array Using Modified Parallel Multiplier for Machine Learning Acceleration. Inayat K; Muslim FB; Iqbal J; Hassnain Mohsan SA; Alkahtani HK; Mostafa SM Sensors (Basel); 2023 Apr; 23(9):. PubMed ID: 37177500 [TBL] [Abstract][Full Text] [Related]
6. Custom Hardware Architectures for Deep Learning on Portable Devices: A Review. Zaman KS; Reaz MBI; Md Ali SH; Bakar AAA; Chowdhury MEH IEEE Trans Neural Netw Learn Syst; 2022 Nov; 33(11):6068-6088. PubMed ID: 34086580 [TBL] [Abstract][Full Text] [Related]
7. NeuroSim Simulator for Compute-in-Memory Hardware Accelerator: Validation and Benchmark. Lu A; Peng X; Li W; Jiang H; Yu S Front Artif Intell; 2021; 4():659060. PubMed ID: 34179768 [TBL] [Abstract][Full Text] [Related]
8. An OpenCL-Based FPGA Accelerator for Faster R-CNN. An J; Zhang D; Xu K; Wang D Entropy (Basel); 2022 Sep; 24(10):. PubMed ID: 37420365 [TBL] [Abstract][Full Text] [Related]
9. Research on Convolutional Neural Network Inference Acceleration and Performance Optimization for Edge Intelligence. Liang Y; Tan J; Xie Z; Chen Z; Lin D; Yang Z Sensors (Basel); 2023 Dec; 24(1):. PubMed ID: 38203102 [TBL] [Abstract][Full Text] [Related]
10. Lightweight and Energy-Efficient Deep Learning Accelerator for Real-Time Object Detection on Edge Devices. Kim K; Jang SJ; Park J; Lee E; Lee SS Sensors (Basel); 2023 Jan; 23(3):. PubMed ID: 36772225 [TBL] [Abstract][Full Text] [Related]
11. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation. Qi Z; Chen W; Naqvi RA; Siddique K Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766 [TBL] [Abstract][Full Text] [Related]
12. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems. Pérez I; Figueroa M Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668 [TBL] [Abstract][Full Text] [Related]
13. Hardware Implementations of a Deep Learning Approach to Optimal Configuration of Reconfigurable Intelligence Surfaces. Martín-Martín A; Padial-Allué R; Castillo E; Parrilla L; Parellada-Serrano I; Morán A; García A Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339618 [TBL] [Abstract][Full Text] [Related]
14. A survey of field programmable gate array (FPGA)-based graph convolutional neural network accelerators: challenges and opportunities. Li S; Tao Y; Tang E; Xie T; Chen R PeerJ Comput Sci; 2022; 8():e1166. PubMed ID: 36532812 [TBL] [Abstract][Full Text] [Related]
15. FPGA-Based Processor Acceleration for Image Processing Applications. Siddiqui F; Amiri S; Minhas UI; Deng T; Woods R; Rafferty K; Crookes D J Imaging; 2019 Jan; 5(1):. PubMed ID: 34465705 [TBL] [Abstract][Full Text] [Related]
16. YOLOv4-Tiny-Based Coal Gangue Image Recognition and FPGA Implementation. Xu S; Zhou Y; Huang Y; Han T Micromachines (Basel); 2022 Nov; 13(11):. PubMed ID: 36422413 [TBL] [Abstract][Full Text] [Related]
17. Yin-Yang: Programming Abstractions for Cross-Domain Multi-Acceleration. Kim JK; Ahn BH; Kinzer S; Ghodrati S; Mahapatra R; Yatham B; Wang ST; Kim D; Sarikhani P; Mahmoudi B; Mahajan D; Park J; Esmaeilzadeh H IEEE Micro; 2022; 42(5):89-98. PubMed ID: 37008678 [TBL] [Abstract][Full Text] [Related]
18. Efficient BinDCT hardware architecture exploration and implementation on FPGA. Ben Abdelali A; Chatti I; Hannachi M; Mtibaa A J Adv Res; 2016 Nov; 7(6):909-922. PubMed ID: 27699066 [TBL] [Abstract][Full Text] [Related]
19. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG. Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q Front Physiol; 2023; 14():1079503. PubMed ID: 36814476 [TBL] [Abstract][Full Text] [Related]
20. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network. Shah N; Chaudhari P; Varghese K IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]