These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

157 related articles for article (PubMed ID: 36984938)

  • 21. Pattern Classification Using Quantized Neural Networks for FPGA-Based Low-Power IoT Devices.
    Biswal MR; Delwar TS; Siddique A; Behera P; Choi Y; Ryu JY
    Sensors (Basel); 2022 Nov; 22(22):. PubMed ID: 36433289
    [TBL] [Abstract][Full Text] [Related]  

  • 22. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
    Tufa GT; Andargie FA; Bijalwan A
    Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
    [TBL] [Abstract][Full Text] [Related]  

  • 23. A Configurable and Fully Synthesizable RTL-Based Convolutional Neural Network for Biosensor Applications.
    Kumar P; Yingge H; Ali I; Pu YG; Hwang KC; Yang Y; Jung YJ; Huh HK; Kim SK; Yoo JM; Lee KY
    Sensors (Basel); 2022 Mar; 22(7):. PubMed ID: 35408074
    [TBL] [Abstract][Full Text] [Related]  

  • 24. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG.
    Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q
    Front Physiol; 2023; 14():1079503. PubMed ID: 36814476
    [TBL] [Abstract][Full Text] [Related]  

  • 25. Stochastic Computing Convolutional Neural Network Architecture Reinvented for Highly Efficient Artificial Intelligence Workload on Field-Programmable Gate Array.
    Lee YY; Halim ZA; Wahab MNA; Almohamad TA
    Research (Wash D C); 2024; 7():0307. PubMed ID: 38439995
    [TBL] [Abstract][Full Text] [Related]  

  • 26. Bitstream-Based Neural Network for Scalable, Efficient, and Accurate Deep Learning Hardware.
    Sim H; Lee J
    Front Neurosci; 2020; 14():543472. PubMed ID: 33424530
    [TBL] [Abstract][Full Text] [Related]  

  • 27. An OpenCL-Based FPGA Accelerator for Faster R-CNN.
    An J; Zhang D; Xu K; Wang D
    Entropy (Basel); 2022 Sep; 24(10):. PubMed ID: 37420365
    [TBL] [Abstract][Full Text] [Related]  

  • 28. FPNA: interaction between FPGA and neural computation.
    Girau B
    Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
    [TBL] [Abstract][Full Text] [Related]  

  • 29. EDSSA: An Encoder-Decoder Semantic Segmentation Networks Accelerator on OpenCL-Based FPGA Platform.
    Huang H; Wu Y; Yu M; Shi X; Qiao F; Luo L; Wei Q; Liu X
    Sensors (Basel); 2020 Jul; 20(14):. PubMed ID: 32708851
    [TBL] [Abstract][Full Text] [Related]  

  • 30. The role of the asymptotic dynamics in the design of FPGA-based hardware implementations of gIF-type neural networks.
    Rostro-Gonzalez H; Cessac B; Girau B; Torres-Huitzil C
    J Physiol Paris; 2011; 105(1-3):91-7. PubMed ID: 21964248
    [TBL] [Abstract][Full Text] [Related]  

  • 31. Quantized Convolutional Neural Network Implementation on a Parallel-Connected Memristor Crossbar Array for Edge AI Platforms.
    Lee J; Eshraghian JK; Kim S; Eshraghian K; Cho K
    J Nanosci Nanotechnol; 2021 Mar; 21(3):1854-1861. PubMed ID: 33404459
    [TBL] [Abstract][Full Text] [Related]  

  • 32. Adaptive Global Power-of-Two Ternary Quantization Algorithm Based on Unfixed Boundary Thresholds.
    Sui X; Lv Q; Ke C; Li M; Zhuang M; Yu H; Tan Z
    Sensors (Basel); 2023 Dec; 24(1):. PubMed ID: 38203043
    [TBL] [Abstract][Full Text] [Related]  

  • 33. Optimizing the Deep Neural Networks by Layer-Wise Refined Pruning and the Acceleration on FPGA.
    Li H; Yue X; Wang Z; Chai Z; Wang W; Tomiyama H; Meng L
    Comput Intell Neurosci; 2022; 2022():8039281. PubMed ID: 35694575
    [TBL] [Abstract][Full Text] [Related]  

  • 34. On Practical Issues for Stochastic STDP Hardware With 1-bit Synaptic Weights.
    Yousefzadeh A; Stromatias E; Soto M; Serrano-Gotarredona T; Linares-Barranco B
    Front Neurosci; 2018; 12():665. PubMed ID: 30374283
    [TBL] [Abstract][Full Text] [Related]  

  • 35. Complex-Exponential-Based Bio-Inspired Neuron Model Implementation in FPGA Using Xilinx System Generator and Vivado Design Suite.
    Ahmad M; Zhang L; Ng KTW; Chowdhury MEH
    Biomimetics (Basel); 2023 Dec; 8(8):. PubMed ID: 38132560
    [TBL] [Abstract][Full Text] [Related]  

  • 36. Cost-effective stochastic MAC circuits for deep neural networks.
    Sim H; Lee J
    Neural Netw; 2019 Sep; 117():152-162. PubMed ID: 31170575
    [TBL] [Abstract][Full Text] [Related]  

  • 37. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 38. Hardware Implementations of a Deep Learning Approach to Optimal Configuration of Reconfigurable Intelligence Surfaces.
    Martín-Martín A; Padial-Allué R; Castillo E; Parrilla L; Parellada-Serrano I; Morán A; García A
    Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339618
    [TBL] [Abstract][Full Text] [Related]  

  • 39. Grammatical Evolution of Complex Digital Circuits in SystemVerilog.
    Tetteh M; Dias DM; Ryan C
    SN Comput Sci; 2022; 3(3):188. PubMed ID: 35308804
    [TBL] [Abstract][Full Text] [Related]  

  • 40. An FPGA Implementation of Deep Spiking Neural Networks for Low-Power and Fast Classification.
    Ju X; Fang B; Yan R; Xu X; Tang H
    Neural Comput; 2020 Jan; 32(1):182-204. PubMed ID: 31703174
    [TBL] [Abstract][Full Text] [Related]  

    [Previous]   [Next]    [New Search]
    of 8.