140 related articles for article (PubMed ID: 37134041)
1. An Energy-Efficient Bayesian Neural Network Implementation Using Stochastic Computing Method.
Jia X; Gu H; Liu Y; Yang J; Wang X; Pan W; Zhang Y; Cotofana S; Zhao W
IEEE Trans Neural Netw Learn Syst; 2023 May; PP():. PubMed ID: 37134041
[TBL] [Abstract][Full Text] [Related]
2. Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing.
Parmar V; Penkovsky B; Querlioz D; Suri M
Front Neurosci; 2021; 15():781786. PubMed ID: 35069101
[TBL] [Abstract][Full Text] [Related]
3. An FPGA implementation of Bayesian inference with spiking neural networks.
Li H; Wan B; Fang Y; Li Q; Liu JK; An L
Front Neurosci; 2023; 17():1291051. PubMed ID: 38249589
[TBL] [Abstract][Full Text] [Related]
4. Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization.
Jia X; Yang J; Liu R; Wang X; Cotofana SD; Zhao W
IEEE Trans Neural Netw Learn Syst; 2021 Apr; 32(4):1703-1712. PubMed ID: 32386165
[TBL] [Abstract][Full Text] [Related]
5. Bitstream-Based Neural Network for Scalable, Efficient, and Accurate Deep Learning Hardware.
Sim H; Lee J
Front Neurosci; 2020; 14():543472. PubMed ID: 33424530
[TBL] [Abstract][Full Text] [Related]
6. Pattern Classification Using Quantized Neural Networks for FPGA-Based Low-Power IoT Devices.
Biswal MR; Delwar TS; Siddique A; Behera P; Choi Y; Ryu JY
Sensors (Basel); 2022 Nov; 22(22):. PubMed ID: 36433289
[TBL] [Abstract][Full Text] [Related]
7. Binary Neural Networks in FPGAs: Architectures, Tool Flows and Hardware Comparisons.
Su Y; Seng KP; Ang LM; Smith J
Sensors (Basel); 2023 Nov; 23(22):. PubMed ID: 38005640
[TBL] [Abstract][Full Text] [Related]
8. Brain-Inspired Hardware Solutions for Inference in Bayesian Networks.
Bagheriye L; Kwisthout J
Front Neurosci; 2021; 15():728086. PubMed ID: 34924925
[TBL] [Abstract][Full Text] [Related]
9. Cost-effective stochastic MAC circuits for deep neural networks.
Sim H; Lee J
Neural Netw; 2019 Sep; 117():152-162. PubMed ID: 31170575
[TBL] [Abstract][Full Text] [Related]
10. A Survey of Stochastic Computing Neural Networks for Machine Learning Applications.
Liu Y; Liu S; Wang Y; Lombardi F; Han J
IEEE Trans Neural Netw Learn Syst; 2021 Jul; 32(7):2809-2824. PubMed ID: 32755867
[TBL] [Abstract][Full Text] [Related]
11. REDRESS: Generating Compressed Models for Edge Inference Using Tsetlin Machines.
Maheshwari S; Rahman T; Shafik R; Yakovlev A; Rafiev A; Jiao L; Granmo OC
IEEE Trans Pattern Anal Mach Intell; 2023 Sep; 45(9):11152-11168. PubMed ID: 37074898
[TBL] [Abstract][Full Text] [Related]
12. On the Robustness of Bayesian Neural Networks to Adversarial Attacks.
Bortolussi L; Carbone G; Laurenti L; Patane A; Sanguinetti G; Wicker M
IEEE Trans Neural Netw Learn Syst; 2024 Apr; PP():. PubMed ID: 38648123
[TBL] [Abstract][Full Text] [Related]
13. Pre-Computing Batch Normalisation Parameters for Edge Devices on a Binarized Neural Network.
Phipps N; Shang JJ; Teo TH; Wey IC
Sensors (Basel); 2023 Jun; 23(12):. PubMed ID: 37420727
[TBL] [Abstract][Full Text] [Related]
14. Energy-Efficient Hardware Implementation of Fully Connected Artificial Neural Networks Using Approximate Arithmetic Blocks.
Esmali Nojehdeh M; Altun M
Circuits Syst Signal Process; 2023 Apr; ():1-25. PubMed ID: 37359149
[TBL] [Abstract][Full Text] [Related]
15. Stochastic Computing Convolutional Neural Network Architecture Reinvented for Highly Efficient Artificial Intelligence Workload on Field-Programmable Gate Array.
Lee YY; Halim ZA; Wahab MNA; Almohamad TA
Research (Wash D C); 2024; 7():0307. PubMed ID: 38439995
[TBL] [Abstract][Full Text] [Related]
16. Energy-efficient stochastic computing with superparamagnetic tunnel junctions.
Daniels MW; Madhavan A; Talatchian P; Mizrahi A; Stiles MD
Phys Rev Appl; 2020; 13(3):. PubMed ID: 33043097
[TBL] [Abstract][Full Text] [Related]
17. Multi-Input Logic-in-Memory for Ultra-Low Power Non-Von Neumann Computing.
Zanotti T; Pavan P; Puglisi FM
Micromachines (Basel); 2021 Oct; 12(10):. PubMed ID: 34683294
[TBL] [Abstract][Full Text] [Related]
18. A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps.
Zhang L; Yang J; Shi C; Lin Y; He W; Zhou X; Yang X; Liu L; Wu N
Sensors (Basel); 2021 Sep; 21(18):. PubMed ID: 34577214
[TBL] [Abstract][Full Text] [Related]
19. Neural sampling machine with stochastic synapse allows brain-like learning and inference.
Dutta S; Detorakis G; Khanna A; Grisafe B; Neftci E; Datta S
Nat Commun; 2022 May; 13(1):2571. PubMed ID: 35546144
[TBL] [Abstract][Full Text] [Related]
20. Analogue pattern recognition with stochastic switching binary CMOS-integrated memristive devices.
Zahari F; Pérez E; Mahadevaiah MK; Kohlstedt H; Wenger C; Ziegler M
Sci Rep; 2020 Sep; 10(1):14450. PubMed ID: 32879397
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
