These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

124 related articles for article (PubMed ID: 37176997)

  • 21. Impact of Program-Erase Operation Intervals at Different Temperatures on 3D Charge-Trapping Triple-Level-Cell NAND Flash Memory Reliability.
    Zheng X; Wu Y; Dong H; Liu Y; Sang P; Xiao L; Zhan X
    Micromachines (Basel); 2024 Aug; 15(9):. PubMed ID: 39337720
    [TBL] [Abstract][Full Text] [Related]  

  • 22. Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices.
    Lee JG; Kim TW
    J Nanosci Nanotechnol; 2019 Oct; 19(10):6202-6205. PubMed ID: 31026937
    [TBL] [Abstract][Full Text] [Related]  

  • 23. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon devices with a separated double-gate saddle-type structure.
    Park SS; You JH; Kwack KD; Kim TW
    J Nanosci Nanotechnol; 2011 Feb; 11(2):1337-41. PubMed ID: 21456183
    [TBL] [Abstract][Full Text] [Related]  

  • 24. Effects of Poly-Si Grain Boundary on Retention Characteristics under Cross-Temperature Conditions in 3-D NAND Flash Memory.
    An U; Yoon G; Go D; Park J; Kim D; Kim J; Lee JS
    Micromachines (Basel); 2023 Nov; 14(12):. PubMed ID: 38138368
    [TBL] [Abstract][Full Text] [Related]  

  • 25. Suppression of inhibit cell Vth disturbance in three dimensional stack NAND flash memory.
    Choe BI; Park BG; Lee JK; Lee JH
    J Nanosci Nanotechnol; 2013 Sep; 13(9):6382-8. PubMed ID: 24205666
    [TBL] [Abstract][Full Text] [Related]  

  • 26. Temperature Dependence According to Grain Boundary Potential Barrier Variation in Vertical NAND Flash Cell with Polycrystalline-Silicon Channel.
    Yang HJ; Oh YT; Kim KB; Kweon JY; Lee GH; Choi ES; Park SK; Song YH
    J Nanosci Nanotechnol; 2017 Apr; 17(4):2628-632. PubMed ID: 29664250
    [TBL] [Abstract][Full Text] [Related]  

  • 27. Artificial Neural Network Assisted Error Correction for MLC NAND Flash Memory.
    He R; Hu H; Xiong C; Han G
    Micromachines (Basel); 2021 Jul; 12(8):. PubMed ID: 34442501
    [TBL] [Abstract][Full Text] [Related]  

  • 28. Exploring Disturb Characteristics in 2D and 3D Ferroelectric NAND Memory Arrays for Next-Generation Memory Technology.
    Kim IJ; Choi J; Lee JS
    ACS Appl Mater Interfaces; 2024 Jul; 16(26):33763-33770. PubMed ID: 38899561
    [TBL] [Abstract][Full Text] [Related]  

  • 29. Electrical characteristics of nanoscale NAND silicon-oxide-nitride-oxide-silicon flash memory devices fabricated on SOI substrates.
    Ryu JT; You JH; Yoo KH; Kim TW
    J Nanosci Nanotechnol; 2011 Aug; 11(8):7512-5. PubMed ID: 22103232
    [TBL] [Abstract][Full Text] [Related]  

  • 30. Physical and Electrical Analysis of Poly-Si Channel Effect on SONOS Flash Memory.
    Jeong JK; Sung JY; Ko WS; Nam KR; Lee HD; Lee GW
    Micromachines (Basel); 2021 Nov; 12(11):. PubMed ID: 34832812
    [TBL] [Abstract][Full Text] [Related]  

  • 31. Review of Semiconductor Flash Memory Devices for Material and Process Issues.
    Kim SS; Yong SK; Kim W; Kang S; Park HW; Yoon KJ; Sheen DS; Lee S; Hwang CS
    Adv Mater; 2023 Oct; 35(43):e2200659. PubMed ID: 35305277
    [TBL] [Abstract][Full Text] [Related]  

  • 32. Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory.
    Kim SY; Park JK; Hwang WS; Lee SJ; Lee KH; Pyi SH; Cho BJ
    J Nanosci Nanotechnol; 2016 May; 16(5):5044-8. PubMed ID: 27483868
    [TBL] [Abstract][Full Text] [Related]  

  • 33. Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash.
    Yang T; Xia Z; Fan D; Zhao D; Xie W; Yang Y; Liu L; Zhou W; Huo Z
    Micromachines (Basel); 2023 Jan; 14(1):. PubMed ID: 36677291
    [TBL] [Abstract][Full Text] [Related]  

  • 34. Random Telegraph Noise in 3D NAND Flash Memories.
    Spinelli AS; Malavena G; Lacaita AL; Monzio Compagnoni C
    Micromachines (Basel); 2021 Jun; 12(6):. PubMed ID: 34208725
    [TBL] [Abstract][Full Text] [Related]  

  • 35. Bilayer LDPC Codes Combined with Perturbed Decoding for MLC NAND Flash Memory.
    Kong L; Liu H; Hou W; Meng C
    Entropy (Basel); 2024 Jan; 26(1):. PubMed ID: 38248180
    [TBL] [Abstract][Full Text] [Related]  

  • 36. Characteristics of junctionless charge trap flash memory for 3D stacked NAND flash.
    Oh J; Na H; Park S; Sohn H
    J Nanosci Nanotechnol; 2013 Sep; 13(9):6413-5. PubMed ID: 24205672
    [TBL] [Abstract][Full Text] [Related]  

  • 37. The Optimization of Gate All Around-L-Shaped Bottom Select Transistor in 3D NAND Flash Memory.
    Zou X; Jin L; Jiang D; Zhang Y; Chen G; Xia Z; Huo Z
    J Nanosci Nanotechnol; 2018 Aug; 18(8):5528-5533. PubMed ID: 29458606
    [TBL] [Abstract][Full Text] [Related]  

  • 38. Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash.
    Yang T; Zhang B; Wang Q; Jin L; Xia Z
    Micromachines (Basel); 2023 Mar; 14(3):. PubMed ID: 36985093
    [TBL] [Abstract][Full Text] [Related]  

  • 39. Investigation of Erase Cycling Induced Joint Dummy Cell Disturbance in Dual-Deck 3D NAND Flash Memory.
    You K; Jin L; Jia J; Huo Z
    Micromachines (Basel); 2023 Oct; 14(10):. PubMed ID: 37893353
    [TBL] [Abstract][Full Text] [Related]  

  • 40. In
    Hwang ES; Kim JS; Jeon SM; Lee SJ; Jang Y; Cho DY; Hwang CS
    Nanotechnology; 2018 Apr; 29(15):155203. PubMed ID: 29420311
    [TBL] [Abstract][Full Text] [Related]  

    [Previous]   [Next]    [New Search]
    of 7.