These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

186 related articles for article (PubMed ID: 37235483)

  • 1. Reconfigurable Logic-in-Memory Computing Based on a Polarity-Controllable Two-Dimensional Transistor.
    Sheng Z; Dong J; Hu W; Wang Y; Sun H; Zhang DW; Zhou P; Zhang Z
    Nano Lett; 2023 Jun; 23(11):5242-5249. PubMed ID: 37235483
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory Computing.
    Zhao Z; Kang J; Tunga A; Ryu H; Shukla A; Rakheja S; Zhu W
    ACS Nano; 2024 Jan; 18(4):2763-2771. PubMed ID: 38232763
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Electrically Reconfigurable Organic Logic Gates: A Promising Perspective on a Dual-Gate Antiambipolar Transistor.
    Hayakawa R; Honma K; Nakaharai S; Kanai K; Wakayama Y
    Adv Mater; 2022 Apr; 34(15):e2109491. PubMed ID: 35146811
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Reconfigurable Multifunctional van der Waals Ferroelectric Devices and Logic Circuits.
    Ram A; Maity K; Marchand C; Mahmoudi A; Kshirsagar AR; Soliman M; Taniguchi T; Watanabe K; Doudin B; Ouerghi A; Reichardt S; O'Connor I; Dayen JF
    ACS Nano; 2023 Nov; 17(21):21865-21877. PubMed ID: 37864568
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe
    Li X; Zhou P; Hu X; Rivers E; Watanabe K; Taniguchi T; Akinwande D; Friedman JS; Incorvia JAC
    ACS Nano; 2023 Jul; 17(13):12798-12808. PubMed ID: 37377371
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors.
    Resta GV; Balaji Y; Lin D; Radu IP; Catthoor F; Gaillardon PE; De Micheli G
    ACS Nano; 2018 Jul; 12(7):7039-7047. PubMed ID: 29956911
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Reconfigurable Logic-in-Memory Constructed Using an Organic Antiambipolar Transistor.
    Hayakawa R; Takahashi K; Zhong X; Honma K; Panigrahi D; Aimi J; Kanai K; Wakayama Y
    Nano Lett; 2023 Sep; 23(17):8339-8347. PubMed ID: 37625158
    [TBL] [Abstract][Full Text] [Related]  

  • 8. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors.
    Zhang Z; Luo Y; Cui Y; Yang H; Zhang Q; Xu G; Wu Z; Xiang J; Liu Q; Yin H; Mao S; Wang X; Li J; Zhang Y; Luo Q; Gao J; Xiong W; Liu J; Li Y; Li J; Luo J; Wang W
    ACS Appl Mater Interfaces; 2022 Feb; 14(5):6967-6976. PubMed ID: 35076195
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Multifunctional In-Memory Logics Based on a Dual-Gate Antiambipolar Transistor toward Non-von Neumann Computing Architecture.
    Shingaya Y; Iwasaki T; Hayakawa R; Nakaharai S; Watanabe K; Taniguchi T; Aimi J; Wakayama Y
    ACS Appl Mater Interfaces; 2024 Jul; 16(26):33796-33805. PubMed ID: 38910437
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Dual-Mode Organic Electrochemical Transistors Based on Self-Doped Conjugated Polyelectrolytes for Reconfigurable Electronics.
    Nguyen-Dang T; Chae S; Chatsirisupachai J; Wakidi H; Promarak V; Visell Y; Nguyen TQ
    Adv Mater; 2022 Jun; 34(23):e2200274. PubMed ID: 35362210
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Reconfigurable Diodes Based on Vertical WSe
    Avsar A; Marinov K; Marin EG; Iannaccone G; Watanabe K; Taniguchi T; Fiori G; Kis A
    Adv Mater; 2018 May; 30(18):e1707200. PubMed ID: 29569298
    [TBL] [Abstract][Full Text] [Related]  

  • 12. A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors.
    Lee C; Lee C; Lee S; Choi J; Yoo H; Im SG
    Nat Commun; 2023 Jun; 14(1):3757. PubMed ID: 37353504
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Double-Gate MoS
    Rodder MA; Vasishta S; Dodabalapur A
    ACS Appl Mater Interfaces; 2020 Jul; 12(30):33926-33933. PubMed ID: 32628007
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Tunable Tribotronic Dual-Gate Logic Devices Based on 2D MoS
    Gao G; Wan B; Liu X; Sun Q; Yang X; Wang L; Pan C; Wang ZL
    Adv Mater; 2018 Mar; 30(13):e1705088. PubMed ID: 29436069
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Carrier Modulation in 2D Transistors by Inserting Interfacial Dielectric Layer for Area-Efficient Computation.
    Bian Z; Miao J; Zhang T; Chen H; Zhu Q; Chai J; Tian F; Wu S; Xu Y; Yu B; Chai Y; Zhao Y
    Small; 2023 Jun; 19(26):e2206791. PubMed ID: 37010037
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing.
    Luo ZD; Zhang S; Liu Y; Zhang D; Gan X; Seidel J; Liu Y; Han G; Alexe M; Hao Y
    ACS Nano; 2022 Feb; 16(2):3362-3372. PubMed ID: 35147405
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Reconfigurable Quasi-Nonvolatile Memory/Subthermionic FET Functions in Ferroelectric-2D Semiconductor vdW Architectures.
    Wang Z; Liu X; Zhou X; Yuan Y; Zhou K; Zhang D; Luo H; Sun J
    Adv Mater; 2022 Apr; 34(15):e2200032. PubMed ID: 35194847
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Small footprint transistor architecture for photoswitching logic and in situ memory.
    Liu C; Chen H; Hou X; Zhang H; Han J; Jiang YG; Zeng X; Zhang DW; Zhou P
    Nat Nanotechnol; 2019 Jul; 14(7):662-667. PubMed ID: 31133664
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Optically Controllable Organic Logic-in-Memory: An Innovative Approach toward Ternary Data Processing and Storage.
    Panigrahi D; Hayakawa R; Zhong X; Aimi J; Wakayama Y
    Nano Lett; 2023 Jan; 23(1):319-325. PubMed ID: 36580275
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Frequency Doubler and Universal Logic Gate Based on Two-Dimensional Transition Metal Dichalcogenide Transistors with Low Power Consumption.
    Kim TW; Ra HS; Ahn J; Jang J; Taniguchi T; Watanabe K; Shim JW; Lee YT; Hwang DK
    ACS Appl Mater Interfaces; 2021 Feb; 13(6):7470-7475. PubMed ID: 33528986
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 10.