These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
8. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. Zhang Z; Luo Y; Cui Y; Yang H; Zhang Q; Xu G; Wu Z; Xiang J; Liu Q; Yin H; Mao S; Wang X; Li J; Zhang Y; Luo Q; Gao J; Xiong W; Liu J; Li Y; Li J; Luo J; Wang W ACS Appl Mater Interfaces; 2022 Feb; 14(5):6967-6976. PubMed ID: 35076195 [TBL] [Abstract][Full Text] [Related]
9. Multifunctional In-Memory Logics Based on a Dual-Gate Antiambipolar Transistor toward Non-von Neumann Computing Architecture. Shingaya Y; Iwasaki T; Hayakawa R; Nakaharai S; Watanabe K; Taniguchi T; Aimi J; Wakayama Y ACS Appl Mater Interfaces; 2024 Jul; 16(26):33796-33805. PubMed ID: 38910437 [TBL] [Abstract][Full Text] [Related]
11. Reconfigurable Diodes Based on Vertical WSe Avsar A; Marinov K; Marin EG; Iannaccone G; Watanabe K; Taniguchi T; Fiori G; Kis A Adv Mater; 2018 May; 30(18):e1707200. PubMed ID: 29569298 [TBL] [Abstract][Full Text] [Related]
12. A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors. Lee C; Lee C; Lee S; Choi J; Yoo H; Im SG Nat Commun; 2023 Jun; 14(1):3757. PubMed ID: 37353504 [TBL] [Abstract][Full Text] [Related]
13. Double-Gate MoS Rodder MA; Vasishta S; Dodabalapur A ACS Appl Mater Interfaces; 2020 Jul; 12(30):33926-33933. PubMed ID: 32628007 [TBL] [Abstract][Full Text] [Related]
14. Tunable Tribotronic Dual-Gate Logic Devices Based on 2DÂ MoS Gao G; Wan B; Liu X; Sun Q; Yang X; Wang L; Pan C; Wang ZL Adv Mater; 2018 Mar; 30(13):e1705088. PubMed ID: 29436069 [TBL] [Abstract][Full Text] [Related]
16. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing. Luo ZD; Zhang S; Liu Y; Zhang D; Gan X; Seidel J; Liu Y; Han G; Alexe M; Hao Y ACS Nano; 2022 Feb; 16(2):3362-3372. PubMed ID: 35147405 [TBL] [Abstract][Full Text] [Related]
17. Reconfigurable Quasi-Nonvolatile Memory/Subthermionic FET Functions in Ferroelectric-2D Semiconductor vdW Architectures. Wang Z; Liu X; Zhou X; Yuan Y; Zhou K; Zhang D; Luo H; Sun J Adv Mater; 2022 Apr; 34(15):e2200032. PubMed ID: 35194847 [TBL] [Abstract][Full Text] [Related]
18. Small footprint transistor architecture for photoswitching logic and in situ memory. Liu C; Chen H; Hou X; Zhang H; Han J; Jiang YG; Zeng X; Zhang DW; Zhou P Nat Nanotechnol; 2019 Jul; 14(7):662-667. PubMed ID: 31133664 [TBL] [Abstract][Full Text] [Related]
19. Optically Controllable Organic Logic-in-Memory: An Innovative Approach toward Ternary Data Processing and Storage. Panigrahi D; Hayakawa R; Zhong X; Aimi J; Wakayama Y Nano Lett; 2023 Jan; 23(1):319-325. PubMed ID: 36580275 [TBL] [Abstract][Full Text] [Related]
20. Frequency Doubler and Universal Logic Gate Based on Two-Dimensional Transition Metal Dichalcogenide Transistors with Low Power Consumption. Kim TW; Ra HS; Ahn J; Jang J; Taniguchi T; Watanabe K; Shim JW; Lee YT; Hwang DK ACS Appl Mater Interfaces; 2021 Feb; 13(6):7470-7475. PubMed ID: 33528986 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]