154 related articles for article (PubMed ID: 37512666)
1. Implementation of Gate-All-Around Gate-Engineered Charge Plasma Nanowire FET-Based Common Source Amplifier.
Singh S; Solay LR; Anand S; Kumar N; Ranjan R; Singh A
Micromachines (Basel); 2023 Jun; 14(7):. PubMed ID: 37512666
[TBL] [Abstract][Full Text] [Related]
2. A facile route to Si nanowire gate-all-around field effect transistors with a steep subthreshold slope.
Lee JH; Kim BS; Choi SH; Jang Y; Hwang SW; Whang D
Nanoscale; 2013 Oct; 5(19):8968-72. PubMed ID: 23969942
[TBL] [Abstract][Full Text] [Related]
3. Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit.
Han K; Qiao G; Deng Z; Zhang Y
Micromachines (Basel); 2017 Nov; 8(11):. PubMed ID: 30400520
[TBL] [Abstract][Full Text] [Related]
4. Characteristic Fluctuations of Dynamic Power Delay Induced by Random Nanosized Titanium Nitride Grains and the Aspect Ratio Effect of Gate-All-Around Nanowire CMOS Devices and Circuits.
Li Y; Chen CY; Chuang MH; Chao PJ
Materials (Basel); 2019 May; 12(9):. PubMed ID: 31071936
[TBL] [Abstract][Full Text] [Related]
5. Single-Grain Gate-All-Around Si Nanowire FET Using Low-Thermal-Budget Processes for Monolithic Three-Dimensional Integrated Circuits.
Hsieh TY; Hsieh PY; Yang CC; Shen CH; Shieh JM; Yeh WK; Wu MC
Micromachines (Basel); 2020 Jul; 11(8):. PubMed ID: 32751538
[TBL] [Abstract][Full Text] [Related]
6. SiX
Yan S; Wang K; Guo Z; Wu YN; Chen S
Nano Lett; 2024 May; 24(20):6158-6164. PubMed ID: 38723204
[TBL] [Abstract][Full Text] [Related]
7. A Vertically Integrated Junctionless Nanowire Transistor.
Lee BH; Hur J; Kang MH; Bang T; Ahn DC; Lee D; Kim KH; Choi YK
Nano Lett; 2016 Mar; 16(3):1840-7. PubMed ID: 26885948
[TBL] [Abstract][Full Text] [Related]
8. Electrically Doped PNPN Tunnel Field-Effect Transistor Using Dual-Material Polarity Gate with Improved DC and Analog/RF Performance.
Shan C; Liu Y; Wang Y; Cai R; Su L
Micromachines (Basel); 2023 Nov; 14(12):. PubMed ID: 38138318
[TBL] [Abstract][Full Text] [Related]
9. Tellurium Nanowire Gate-All-Around MOSFETs for Sub-5 nm Applications.
Yin Y; Zhang Z; Zhong H; Shao C; Wan X; Zhang C; Robertson J; Guo Y
ACS Appl Mater Interfaces; 2021 Jan; 13(2):3387-3396. PubMed ID: 33404208
[TBL] [Abstract][Full Text] [Related]
10. Performance Assessment of a Junctionless Heterostructure Tunnel FET Biosensor Using Dual Material Gate.
Xie H; Liu H
Micromachines (Basel); 2023 Mar; 14(4):. PubMed ID: 37421038
[TBL] [Abstract][Full Text] [Related]
11. Nanowire gate all around-TFET-based biosensor by considering ambipolar transport.
Reddy NN; Panda DK
Appl Phys A Mater Sci Process; 2021; 127(9):682. PubMed ID: 34429569
[TBL] [Abstract][Full Text] [Related]
12. Characteristics of GaN-Based Nanowire Gate-All-Around (GAA) Transistors.
Im KS; Reddy MSP; Choi J; Hwang Y; Roh JS; An SJ; Lee JH
J Nanosci Nanotechnol; 2020 Jul; 20(7):4282-4286. PubMed ID: 31968458
[TBL] [Abstract][Full Text] [Related]
13. Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology.
Noh C; Han C; Won SM; Shin C
Micromachines (Basel); 2022 Sep; 13(9):. PubMed ID: 36144174
[TBL] [Abstract][Full Text] [Related]
14. A Novel Germanium-Around-Source Gate-All-Around tunnelling Field-Effect Transistor for Low-Power Applications.
Han K; Long S; Deng Z; Zhang Y; Li J
Micromachines (Basel); 2020 Feb; 11(2):. PubMed ID: 32028719
[TBL] [Abstract][Full Text] [Related]
15. Nanoscale FET-Based Transduction toward Sensitive Extended-Gate Biosensors.
Kwon J; Lee BH; Kim SY; Park JY; Bae H; Choi YK; Ahn JH
ACS Sens; 2019 Jun; 4(6):1724-1729. PubMed ID: 31199112
[TBL] [Abstract][Full Text] [Related]
16. Analog and RF performance optimization for gate all around tunnel FET using broken-gap material.
Kumar P; Koley K; Mech BC; Maurya A; Kumar S
Sci Rep; 2022 Oct; 12(1):18254. PubMed ID: 36309529
[TBL] [Abstract][Full Text] [Related]
17. Gate-controlled heat generation in ZnO nanowire FETs.
Pescaglini A; Biswas S; Cammi D; Ronning C; Holmes JD; Iacopino D
Phys Chem Chem Phys; 2017 May; 19(21):14042-14047. PubMed ID: 28516985
[TBL] [Abstract][Full Text] [Related]
18. Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.
Jang WD; Yoon YJ; Cho MS; Jung JH; Lee SH; Jang J; Bae JH; Kang IM
Micromachines (Basel); 2019 Oct; 10(11):. PubMed ID: 31683726
[TBL] [Abstract][Full Text] [Related]
19. Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor.
Chen S; Liu H; Wang S; Li W; Wang X; Zhao L
Nanoscale Res Lett; 2018 Oct; 13(1):321. PubMed ID: 30315380
[TBL] [Abstract][Full Text] [Related]
20. Highly gate-tuneable Rashba spin-orbit interaction in a gate-all-around InAs nanowire metal-oxide-semiconductor field-effect transistor.
Takase K; Ashikawa Y; Zhang G; Tateno K; Sasaki S
Sci Rep; 2017 Apr; 7(1):930. PubMed ID: 28424473
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
