These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
7. Dual-Mode Reconfigurable Split-Gate Logic Transistor through Van der Waals Integration. Chen X; Xue H; Wen Y; You K; Jiang B; Ding G; Zhou K; Zhao Z; Yan Y; Zhang M; Roy VAL; Han ST; Li F; Kuo CC; Zhou Y J Phys Chem Lett; 2024 Oct; 15(39):9979-9986. PubMed ID: 39315653 [TBL] [Abstract][Full Text] [Related]
8. Multifunctional Reconfigurable Operations in an Ultra-Scaled Ferroelectric Negative Transconductance Transistor. Zhu Z; Persson AEO; Wernersson LE ACS Nano; 2024 Oct; 18(42):28977-28985. PubMed ID: 39392594 [TBL] [Abstract][Full Text] [Related]
9. A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors. Lee C; Lee C; Lee S; Choi J; Yoo H; Im SG Nat Commun; 2023 Jun; 14(1):3757. PubMed ID: 37353504 [TBL] [Abstract][Full Text] [Related]
10. Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors. Choi J; Lee C; Lee C; Park H; Lee SM; Kim CH; Yoo H; Im SG Nat Commun; 2022 Apr; 13(1):2305. PubMed ID: 35484111 [TBL] [Abstract][Full Text] [Related]
11. Optically Controllable Organic Logic-in-Memory: An Innovative Approach toward Ternary Data Processing and Storage. Panigrahi D; Hayakawa R; Zhong X; Aimi J; Wakayama Y Nano Lett; 2023 Jan; 23(1):319-325. PubMed ID: 36580275 [TBL] [Abstract][Full Text] [Related]
13. Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Li X; Zhou P; Hu X; Rivers E; Watanabe K; Taniguchi T; Akinwande D; Friedman JS; Incorvia JAC ACS Nano; 2023 Jul; 17(13):12798-12808. PubMed ID: 37377371 [TBL] [Abstract][Full Text] [Related]
14. Reconfigurable Vertical Phototransistor with MoTe Deng Q; Zhao T; Zhang J; Yue W; Li L; Li S; Zhu L; Sun Y; Pan Y; Zheng T; Liu X; Yan Y; Huo N ACS Nano; 2024 Aug; 18(34):23702-23710. PubMed ID: 39147598 [TBL] [Abstract][Full Text] [Related]
15. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. Zhang Z; Luo Y; Cui Y; Yang H; Zhang Q; Xu G; Wu Z; Xiang J; Liu Q; Yin H; Mao S; Wang X; Li J; Zhang Y; Luo Q; Gao J; Xiong W; Liu J; Li Y; Li J; Luo J; Wang W ACS Appl Mater Interfaces; 2022 Feb; 14(5):6967-6976. PubMed ID: 35076195 [TBL] [Abstract][Full Text] [Related]
16. Interface Engineering for Controlling Device Properties of Organic Antiambipolar Transistors. Kobashi K; Hayakawa R; Chikyow T; Wakayama Y ACS Appl Mater Interfaces; 2018 Jan; 10(3):2762-2767. PubMed ID: 29277988 [TBL] [Abstract][Full Text] [Related]
17. Three-input gate logic circuits on chemically assembled single-electron transistors with organic and inorganic hybrid passivation layers. Majima Y; Hackenberger G; Azuma Y; Kano S; Matsuzaki K; Susaki T; Sakamoto M; Teranishi T Sci Technol Adv Mater; 2017; 18(1):374-380. PubMed ID: 28634499 [TBL] [Abstract][Full Text] [Related]
18. Control of Threshold Voltage for Top-Gated Ambipolar Field-Effect Transistor by Gate Buffer Layer. Khim D; Shin EY; Xu Y; Park WT; Jin SH; Noh YY ACS Appl Mater Interfaces; 2016 Jul; 8(27):17416-20. PubMed ID: 27323003 [TBL] [Abstract][Full Text] [Related]
19. Double-Gate MoS Yi J; Sun X; Zhu C; Li S; Liu Y; Zhu X; You W; Liang D; Shuai Q; Wu Y; Li D; Pan A Adv Mater; 2021 Jul; 33(27):e2101036. PubMed ID: 34057257 [TBL] [Abstract][Full Text] [Related]
20. Graphene-ferroelectric metadevices for nonvolatile memory and reconfigurable logic-gate operations. Kim WY; Kim HD; Kim TT; Park HS; Lee K; Choi HJ; Lee SH; Son J; Park N; Min B Nat Commun; 2016 Jan; 7():10429. PubMed ID: 26813710 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]