These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

117 related articles for article (PubMed ID: 37630096)

  • 1. The Design of a Dynamic Configurable Packet Parser Based on FPGA.
    Sun Y; Guo Z
    Micromachines (Basel); 2023 Aug; 14(8):. PubMed ID: 37630096
    [TBL] [Abstract][Full Text] [Related]  

  • 2. A High-Performance and Flexible Architecture for Accelerating SDN on the MPSoC Platform.
    Sha M; Guo Z; Guo Y; Zeng X
    Micromachines (Basel); 2022 Oct; 13(11):. PubMed ID: 36363875
    [TBL] [Abstract][Full Text] [Related]  

  • 3. High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC.
    Song X; Lu R; Guo Z
    Micromachines (Basel); 2024 Mar; 15(4):. PubMed ID: 38675261
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Mapping Neural Networks to FPGA-Based IoT Devices for Ultra-Low Latency Processing.
    Wielgosz M; Karwatowski M
    Sensors (Basel); 2019 Jul; 19(13):. PubMed ID: 31284516
    [TBL] [Abstract][Full Text] [Related]  

  • 5. An FPGA-Based High-Performance Stateful Packet Processing Method.
    Lu R; Guo Z
    Micromachines (Basel); 2023 Nov; 14(11):. PubMed ID: 38004932
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Reducing Flow Table Update Costs in Software-Defined Networking.
    Wang W; Yang L; Yang X; Wang J
    Sensors (Basel); 2023 Nov; 23(23):. PubMed ID: 38067748
    [TBL] [Abstract][Full Text] [Related]  

  • 7. An Efficient YOLO Algorithm with an Attention Mechanism for Vision-Based Defect Inspection Deployed on FPGA.
    Yu L; Zhu J; Zhao Q; Wang Z
    Micromachines (Basel); 2022 Jun; 13(7):. PubMed ID: 35888875
    [TBL] [Abstract][Full Text] [Related]  

  • 8. High-Level Synthesis Design of Scalable Ultrafast Ultrasound Beamformer With Single FPGA.
    Kou Z; You Q; Kim J; Dong Z; Lowerison MR; Sekaran NVC; Llano DA; Song P; Oelze ML
    IEEE Trans Biomed Circuits Syst; 2023 Jun; 17(3):446-457. PubMed ID: 37067960
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Hardware Acceleration of Digital Pulse Shape Analysis Using FPGAs.
    González C; Ruiz M; Carpeño A; Piñas A; Cano-Ott D; Plaza J; Martinez T; Villamarin D
    Sensors (Basel); 2024 Apr; 24(9):. PubMed ID: 38732830
    [TBL] [Abstract][Full Text] [Related]  

  • 10. How to design a connectionist holistic parser.
    Ho EK; Chan LW
    Neural Comput; 1999 Nov; 11(8):1995-2016. PubMed ID: 10578042
    [TBL] [Abstract][Full Text] [Related]  

  • 11. FPNA: interaction between FPGA and neural computation.
    Girau B
    Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Cost-Effective Network Reordering Using FPGA.
    Hoang VQ; Chen Y
    Sensors (Basel); 2023 Jan; 23(2):. PubMed ID: 36679615
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Parsing clinical text: how good are the state-of-the-art parsers?
    Jiang M; Huang Y; Fan JW; Tang B; Denny J; Xu H
    BMC Med Inform Decis Mak; 2015; 15 Suppl 1(Suppl 1):S2. PubMed ID: 26045009
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Domain adaption of parsing for operative notes.
    Wang Y; Pakhomov S; Ryan JO; Melton GB
    J Biomed Inform; 2015 Apr; 54():1-9. PubMed ID: 25661593
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Low Latency TOE with Double-Queue Structure for 10Gbps Ethernet on FPGA.
    Yang D; Xu X; Chen T; Chen Y; Zhang J
    Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430603
    [TBL] [Abstract][Full Text] [Related]  

  • 16. VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality.
    Scholze S; Schiefer S; Partzsch J; Hartmann S; Mayr CG; Höppner S; Eisenreich H; Henker S; Vogginger B; Schüffny R
    Front Neurosci; 2011; 5():117. PubMed ID: 22016720
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Accelerating GRAPPA reconstruction using SoC design for real-time cardiac MRI.
    Basit A; Inam O; Omer H
    Comput Biol Med; 2023 Jun; 160():107008. PubMed ID: 37159960
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Theory and implementation of a very high throughput true random number generator in field programmable gate array.
    Wang Y; Hui C; Liu C; Xu C
    Rev Sci Instrum; 2016 Apr; 87(4):044704. PubMed ID: 27131692
    [TBL] [Abstract][Full Text] [Related]  

  • 19. An FPGA-Accelerated Parallel Digital Beamforming Core for Medical Ultrasound Sector Imaging.
    Kidav JU; G SS
    IEEE Trans Ultrason Ferroelectr Freq Control; 2022 Feb; 69(2):553-564. PubMed ID: 34752392
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Real-Time Energy Efficient Hand Pose Estimation: A Case Study.
    Al Koutayni MR; Rybalkin V; Malik J; Elhayek A; Weis C; Reis G; Wehn N; Stricker D
    Sensors (Basel); 2020 May; 20(10):. PubMed ID: 32429341
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 6.