211 related articles for article (PubMed ID: 37723950)
1. Parametric Analysis of Indium Gallium Arsenide Wafer-based Thin Body (5 nm) Double-gate MOSFETs for Hybrid RF Applications.
Paramasivam P; Gowthaman N; Srivastava VM
Recent Pat Nanotechnol; 2024; 18(3):335-349. PubMed ID: 37723950
[TBL] [Abstract][Full Text] [Related]
2. Design and Analysis of Gallium Arsenide-Based Nanowire Using Coupled Non-Equilibrium Green Function for RF Hybrid Applications.
Paramasivam P; Gowthaman N; Srivastava VM
Nanomaterials (Basel); 2023 Mar; 13(6):. PubMed ID: 36985854
[TBL] [Abstract][Full Text] [Related]
3. Investigations on Cylindrical Surrounding Double-gate (CSDG) Mosfet using AL
Gowthaman N; Srivastava VM
Recent Pat Nanotechnol; 2024; 18(3):374-385. PubMed ID: 37132315
[TBL] [Abstract][Full Text] [Related]
4. Analysis of Lanthanum Oxide Based Double-Gate SOI MOSFET using Monte-Carlo Process.
Paramasivam P; Gowthaman N; Srivastava VM
Recent Pat Nanotechnol; 2024 Jan; ():. PubMed ID: 38213154
[TBL] [Abstract][Full Text] [Related]
5. GaN Nanowire MOSFET with Near-Ideal Subthreshold Slope.
Li W; Brubaker MD; Spann BT; Bertness KA; Fay P
IEEE Electron Device Lett; 2018 Feb; 39(2):184-187. PubMed ID: 29720783
[TBL] [Abstract][Full Text] [Related]
6. A Feasible Alternative to FDSOI and FinFET: Optimization of W/La
Mah SK; Ker PJ; Ahmad I; Zainul Abidin NF; Ali Gamel MM
Materials (Basel); 2021 Sep; 14(19):. PubMed ID: 34640118
[TBL] [Abstract][Full Text] [Related]
7. Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor.
Chen S; Liu H; Wang S; Li W; Wang X; Zhao L
Nanoscale Res Lett; 2018 Oct; 13(1):321. PubMed ID: 30315380
[TBL] [Abstract][Full Text] [Related]
8. Mathematical Modeling of Drain Current Estimation in a CSDG MOSFET, Based on La
Gowthaman N; Srivastava VM
Nanomaterials (Basel); 2022 Sep; 12(19):. PubMed ID: 36234508
[TBL] [Abstract][Full Text] [Related]
9. Implementation and performance analysis of QPSK system using pocket double gate asymmetric JLTFET for satellite communications.
Boggarapu L; B L
Sci Rep; 2023 Feb; 13(1):3057. PubMed ID: 36810768
[TBL] [Abstract][Full Text] [Related]
10. The Characteristics of Transparent Non-Volatile Memory Devices Employing Si-Rich SiO
Park JH; Shin MH; Yi JS
Nanomaterials (Basel); 2019 May; 9(5):. PubMed ID: 31121917
[TBL] [Abstract][Full Text] [Related]
11. 4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process.
Cheng X; Li Y; Zhao F; Chen A; Liu H; Li C; Zhang Q; Yin H; Luo J; Wang W
Nanomaterials (Basel); 2022 Mar; 12(5):. PubMed ID: 35269377
[TBL] [Abstract][Full Text] [Related]
12. GaN-based low-power JLDG-MOSFETs: Effects of doping and gate work function.
Hasan N; Islam MR; Hasan MT
Heliyon; 2024 Jun; 10(11):e31834. PubMed ID: 38841454
[TBL] [Abstract][Full Text] [Related]
13. Electrical Properties of Ultrathin Hf-Ti-O Higher k Gate Dielectric Films and Their Application in ETSOI MOSFET.
Xiong Y; Chen X; Wei F; Du J; Zhao H; Tang Z; Tang B; Wang W; Yan J
Nanoscale Res Lett; 2016 Dec; 11(1):533. PubMed ID: 27905095
[TBL] [Abstract][Full Text] [Related]
14. Top-down, in-plane GaAs nanowire MOSFETs on an Al2O3 buffer with a trigate oxide from focused ion-beam milling and chemical oxidation.
Lee SC; Neumann A; Jiang YB; Artyushkova K; Brueck SR
Nanotechnology; 2016 Sep; 27(37):375707. PubMed ID: 27504931
[TBL] [Abstract][Full Text] [Related]
15. Gate length variation effect on performance of gate-first self-aligned In₀.₅₃Ga₀.₄₇As MOSFET.
Mohd Razip Wee MF; Dehzangi A; Bollaert S; Wichmann N; Majlis BY
PLoS One; 2013; 8(12):e82731. PubMed ID: 24367548
[TBL] [Abstract][Full Text] [Related]
16. Recessed-Gate GaN Metal-Insulator-Semiconductor High-Electron-Mobility Transistor Using a Dual Gate-Insulator Employing TiO₂/SiN.
Jung JH; Cho MS; Jang WD; Lee SH; Jang J; Bae JH; Kang IM
J Nanosci Nanotechnol; 2020 Aug; 20(8):4678-4683. PubMed ID: 32126640
[TBL] [Abstract][Full Text] [Related]
17. High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure.
Chen SH; Liao WS; Yang HC; Wang SJ; Liaw YG; Wang H; Gu H; Wang MC
Nanoscale Res Lett; 2012 Aug; 7(1):431. PubMed ID: 22853458
[TBL] [Abstract][Full Text] [Related]
18. Design Optimization of Ge/GaAs-Based Heterojunction Gate-All-Around (GAA) Arch-Shaped Tunneling Field-Effect Transistor (A-TFET).
Seo JH; Yoon YJ; Kang IM
J Nanosci Nanotechnol; 2018 Sep; 18(9):6602-6605. PubMed ID: 29677842
[TBL] [Abstract][Full Text] [Related]
19. Electrical Properties of Amorphous Indium Zinc Tin Oxide Thin Film Transistor with Y₂O₃ Gate Dielectric.
Jauhari IM; Bak YG; Noviyana I; Putri MA; Lee JA; Heo YW; Lee HY
J Nanosci Nanotechnol; 2021 Mar; 21(3):1748-1753. PubMed ID: 33404442
[TBL] [Abstract][Full Text] [Related]
20. Low-voltage operation of ZrO2-gated n-type thin-film transistors based on a channel formed by hybrid phases of SnO and SnO2.
Chu HC; Shen YS; Hsieh CH; Huang JH; Wu YH
ACS Appl Mater Interfaces; 2015 Jul; 7(28):15129-37. PubMed ID: 26148216
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
