These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
2. Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory Computing. Zhao Z; Kang J; Tunga A; Ryu H; Shukla A; Rakheja S; Zhu W ACS Nano; 2024 Jan; 18(4):2763-2771. PubMed ID: 38232763 [TBL] [Abstract][Full Text] [Related]
3. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing. Luo ZD; Zhang S; Liu Y; Zhang D; Gan X; Seidel J; Liu Y; Han G; Alexe M; Hao Y ACS Nano; 2022 Feb; 16(2):3362-3372. PubMed ID: 35147405 [TBL] [Abstract][Full Text] [Related]
4. Reconfigurable Quasi-Nonvolatile Memory/Subthermionic FET Functions in Ferroelectric-2D Semiconductor vdW Architectures. Wang Z; Liu X; Zhou X; Yuan Y; Zhou K; Zhang D; Luo H; Sun J Adv Mater; 2022 Apr; 34(15):e2200032. PubMed ID: 35194847 [TBL] [Abstract][Full Text] [Related]
6. Multifunctional In-Memory Logics Based on a Dual-Gate Antiambipolar Transistor toward Non-von Neumann Computing Architecture. Shingaya Y; Iwasaki T; Hayakawa R; Nakaharai S; Watanabe K; Taniguchi T; Aimi J; Wakayama Y ACS Appl Mater Interfaces; 2024 Jul; 16(26):33796-33805. PubMed ID: 38910437 [TBL] [Abstract][Full Text] [Related]
7. Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory. Sakai S; Takahashi M Materials (Basel); 2010 Nov; 3(11):4950-4964. PubMed ID: 28883363 [TBL] [Abstract][Full Text] [Related]
8. 2D Reconfigurable van der Waals Heterojunction for Logic Gate Circuits and Wide-Spectrum Photodetectors via Sulfur Substitution and Band Matching. Chen J; Huang J; Zheng T; Yang M; Chen S; Ma J; Jian L; Pan Y; Zheng Z; Huo N; Gao W; Li J ACS Appl Mater Interfaces; 2024 Jul; 16(29):38231-38242. PubMed ID: 39001805 [TBL] [Abstract][Full Text] [Related]
9. Two-Dimensional CIPS-InSe van der Waal Heterostructure Ferroelectric Field Effect Transistor for Nonvolatile Memory Applications. Singh P; Baek S; Yoo HH; Niu J; Park JH; Lee S ACS Nano; 2022 Apr; 16(4):5418-5426. PubMed ID: 35234041 [TBL] [Abstract][Full Text] [Related]
10. Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Li X; Zhou P; Hu X; Rivers E; Watanabe K; Taniguchi T; Akinwande D; Friedman JS; Incorvia JAC ACS Nano; 2023 Jul; 17(13):12798-12808. PubMed ID: 37377371 [TBL] [Abstract][Full Text] [Related]
12. Van der Waals Ferroelectric Semiconductor Field Effect Transistor for In-Memory Computing. Liao J; Wen W; Wu J; Zhou Y; Hussain S; Hu H; Li J; Liaqat A; Zhu H; Jiao L; Zheng Q; Xie L ACS Nano; 2023 Mar; 17(6):6095-6102. PubMed ID: 36912657 [TBL] [Abstract][Full Text] [Related]
13. Gate-Coupling-Enabled Robust Hysteresis for Nonvolatile Memory and Programmable Rectifier in Van der Waals Ferroelectric Heterojunctions. Huang W; Wang F; Yin L; Cheng R; Wang Z; Sendeku MG; Wang J; Li N; Yao Y; He J Adv Mater; 2020 Apr; 32(14):e1908040. PubMed ID: 32080924 [TBL] [Abstract][Full Text] [Related]
14. Charge-Ferroelectric Transition in Ultrathin Na Liu X; Zhou X; Pan Y; Yang J; Xiang H; Yuan Y; Liu S; Luo H; Zhang D; Sun J Adv Mater; 2020 Dec; 32(49):e2004813. PubMed ID: 33145852 [TBL] [Abstract][Full Text] [Related]
15. Ambipolar Barristors for Reconfigurable Logic Circuits. Liu Y; Zhang G; Zhou H; Li Z; Cheng R; Xu Y; Gambin V; Huang Y; Duan X Nano Lett; 2017 Mar; 17(3):1448-1454. PubMed ID: 28165746 [TBL] [Abstract][Full Text] [Related]
16. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. Zhang Z; Luo Y; Cui Y; Yang H; Zhang Q; Xu G; Wu Z; Xiang J; Liu Q; Yin H; Mao S; Wang X; Li J; Zhang Y; Luo Q; Gao J; Xiong W; Liu J; Li Y; Li J; Luo J; Wang W ACS Appl Mater Interfaces; 2022 Feb; 14(5):6967-6976. PubMed ID: 35076195 [TBL] [Abstract][Full Text] [Related]
17. Silicon-van der Waals heterointegration for CMOS-compatible logic-in-memory design. Lee MP; Gao C; Tsai MY; Lin CY; Yang FS; Sung HY; Zhang C; Li W; Li J; Zhang J; Watanabe K; Taniguchi T; Ueno K; Tsukagoshi K; Ho CH; Chu J; Chiu PW; Li M; Wu WW; Lin YF Sci Adv; 2023 Dec; 9(49):eadk1597. PubMed ID: 38064557 [TBL] [Abstract][Full Text] [Related]
18. Multifunctional Half-Floating-Gate Field-Effect Transistor Based on MoS Wu H; Cui Y; Xu J; Yan Z; Xie Z; Hu Y; Zhu S Nano Lett; 2022 Mar; 22(6):2328-2333. PubMed ID: 35254079 [TBL] [Abstract][Full Text] [Related]
19. Applying the Wake-Up-like Effect to Enhance the Capabilities of Two-Dimensional Ferroelectric Field-Effect Transistors. Cheng J; Yuan JH; Li PY; Wang J; Wang Y; Zhang YW; Zheng Y; Zhang P ACS Appl Mater Interfaces; 2024 May; 16(19):24987-24998. PubMed ID: 38712685 [TBL] [Abstract][Full Text] [Related]
20. Reliable Nonvolatile Memory Black Phosphorus Ferroelectric Field-Effect Transistors with van der Waals Buffer. Yan S; Huang H; Xie Z; Ye G; Li XX; Taniguchi T; Watanabe K; Han Z; Chen X; Wang J; Chen JH ACS Appl Mater Interfaces; 2019 Nov; 11(45):42358-42364. PubMed ID: 31633328 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]