These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
137 related articles for article (PubMed ID: 37876205)
1. Vertically Integrated CMOS Ternary Logic Device with Low Static Power Consumption and High Packing Density. Han JK; Lee JW; Kim YB; Yun SY; Yu JM; Lee KJ; Choi YK ACS Appl Mater Interfaces; 2023 Oct; ():. PubMed ID: 37876205 [TBL] [Abstract][Full Text] [Related]
2. High-performance hybrid complementary logic inverter through monolithic integration of a MEMS switch and an oxide TFT. Song YH; Ahn SJ; Kim MW; Lee JO; Hwang CS; Pi JE; Ko SD; Choi KW; Park SH; Yoon JB Small; 2015 Mar; 11(12):1390-5. PubMed ID: 25418881 [TBL] [Abstract][Full Text] [Related]
3. Oxide Semiconductor Heterojunction Transistor with Negative Differential Transconductance for Multivalued Logic Circuits. Shin JC; Lee JH; Jin M; Lee H; Kim J; Lee J; Lee C; You W; Yang H; Kim YS ACS Nano; 2024 Jan; 18(2):1543-1554. PubMed ID: 38173253 [TBL] [Abstract][Full Text] [Related]
4. Light-Triggered Ternary Device and Inverter Based on Heterojunction of van der Waals Materials. Shim J; Jo SH; Kim M; Song YJ; Kim J; Park JH ACS Nano; 2017 Jun; 11(6):6319-6327. PubMed ID: 28609089 [TBL] [Abstract][Full Text] [Related]
5. Demonstration of Complementary Ternary Graphene Field-Effect Transistors. Kim YJ; Kim SY; Noh J; Shim CH; Jung U; Lee SK; Chang KE; Cho C; Lee BH Sci Rep; 2016 Dec; 6():39353. PubMed ID: 27991594 [TBL] [Abstract][Full Text] [Related]
6. Multi-State Heterojunction Transistors Based on Field-Effect Tunneling-Transport Transitions. Lim DU; Jo SB; Kang J; Cho JH Adv Mater; 2021 Jul; 33(29):e2101243. PubMed ID: 34062014 [TBL] [Abstract][Full Text] [Related]
7. Monolithic Tandem Vertical Electrochemical Transistors for Printed Multi-Valued Logic. Lim DU; Jo SB; Cho JH Adv Mater; 2023 Mar; 35(9):e2208757. PubMed ID: 36484362 [TBL] [Abstract][Full Text] [Related]
8. Oxide Thin-Film Transistor-Based Vertically Stacked Complementary Inverter for Logic and Photo-Sensor Operations. Joo HJ; Shin MG; Jung HS; Cha HS; Nam D; Kwon HI Materials (Basel); 2019 Nov; 12(23):. PubMed ID: 31757045 [TBL] [Abstract][Full Text] [Related]
9. Heterogeneous Integration of Atomically-Thin Indium Tungsten Oxide Transistors for Low-Power 3D Monolithic Complementary Inverter. Li ZH; Chiang TC; Kuo PY; Tu CH; Kuo Y; Liu PT Adv Sci (Weinh); 2023 Mar; 10(9):e2205481. PubMed ID: 36658711 [TBL] [Abstract][Full Text] [Related]
10. A Mixture of Negative-, Zero-, and Positive-Differential Transconductance Switching from Tellurium/Indium Gallium Zinc Oxide Heterostructures. Lee DH; Kim S; Woo G; Kim T; Kim YJ; Yoo H ACS Appl Mater Interfaces; 2024 Apr; ():. PubMed ID: 38593271 [TBL] [Abstract][Full Text] [Related]
11. Systematic Control of Negative Transconductance in Organic Heterojunction Transistor for High-Performance, Low-Power Flexible Ternary Logic Circuits. Lee C; Choi J; Park H; Lee C; Kim CH; Yoo H; Im SG Small; 2021 Nov; 17(46):e2103365. PubMed ID: 34636162 [TBL] [Abstract][Full Text] [Related]
12. Stable Logic Operation of Fiber-Based Single-Walled Carbon Nanotube Transistor Circuits Toward Thread-Like CMOS Circuitry. Heo JS; Kim KT; Ban SG; Kim YJ; Kim D; Kim T; Hong Y; Kim IS; Park SK Materials (Basel); 2018 Oct; 11(10):. PubMed ID: 30275425 [TBL] [Abstract][Full Text] [Related]
13. Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Li X; Zhou P; Hu X; Rivers E; Watanabe K; Taniguchi T; Akinwande D; Friedman JS; Incorvia JAC ACS Nano; 2023 Jul; 17(13):12798-12808. PubMed ID: 37377371 [TBL] [Abstract][Full Text] [Related]
14. Nonvolatile Logic and Ternary Content-Addressable Memory Based on Complementary Black Phosphorus and Rhenium Disulfide Transistors. Xiong X; Kang J; Liu S; Tong A; Fu T; Li X; Huang R; Wu Y Adv Mater; 2022 Dec; 34(48):e2106321. PubMed ID: 34779068 [TBL] [Abstract][Full Text] [Related]
15. In-Plane Amorphous Oxide Ionotronic Devices and Circuits with Photochemically Enabled Favorable Interfaces. Kang J; Park CY; Kang SH; Moon S; Keum K; Jo JW; Kim YH; Park SK ACS Appl Mater Interfaces; 2020 Sep; 12(39):44288-44296. PubMed ID: 32902256 [TBL] [Abstract][Full Text] [Related]
16. A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors. Lee C; Lee C; Lee S; Choi J; Yoo H; Im SG Nat Commun; 2023 Jun; 14(1):3757. PubMed ID: 37353504 [TBL] [Abstract][Full Text] [Related]