These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
125 related articles for article (PubMed ID: 37999325)
1. The Impact of Ambient Temperature on Electrothermal Characteristics in Stacked Nanosheet Transistors with Multiple Lateral Stacks. Zhao P; Cao L; Wang G; Wu Z; Yin H Nanomaterials (Basel); 2023 Nov; 13(22):. PubMed ID: 37999325 [TBL] [Abstract][Full Text] [Related]
2. Interaction of Negative Bias Instability and Self-Heating Effect on Threshold Voltage and SRAM (Static Random-Access Memory) Stability of Nanosheet Field-Effect Transistors. Li X; Shao Y; Wang Y; Liu F; Kuang F; Zhuang Y; Li C Micromachines (Basel); 2024 Mar; 15(3):. PubMed ID: 38542667 [TBL] [Abstract][Full Text] [Related]
3. Low Temperature (Down to 6 K) and Quantum Transport Characteristics of Stacked Nanosheet Transistors with a High-K/Metal Gate-Last Process. Zhu X; Cao L; Wang G; Yin H Nanomaterials (Basel); 2024 May; 14(11):. PubMed ID: 38869541 [TBL] [Abstract][Full Text] [Related]
4. Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field-Effect Transistors with SiC Layers. Li C; Shao Y; Kuang F; Liu F; Wang Y; Li X; Zhuang Y Micromachines (Basel); 2024 Mar; 15(4):. PubMed ID: 38675236 [TBL] [Abstract][Full Text] [Related]
5. Impact of ambient temperature and thermal resistance on device performance of junctionless silicon-nanotube FET. Kumar N; Kaushik PK; Gupta A; Singh P Nanotechnology; 2022 May; 33(33):. PubMed ID: 35533641 [TBL] [Abstract][Full Text] [Related]
6. Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device. Yang J; Chen K; Wang D; Liu T; Sun X; Wang Q; Huang Z; Pan Z; Xu S; Wang C; Wu C; Xu M; Zhang DW Micromachines (Basel); 2023 Mar; 14(3):. PubMed ID: 36985018 [TBL] [Abstract][Full Text] [Related]
7. Conduction Mechanisms at Interface of AlN/SiN Dielectric Stacks with AlGaN/GaN Heterostructures for Normally-off High Electron Mobility Transistors: Correlating Device Behavior with Nanoscale Interfaces Properties. Greco G; Fiorenza P; Iucolano F; Severino A; Giannazzo F; Roccaforte F ACS Appl Mater Interfaces; 2017 Oct; 9(40):35383-35390. PubMed ID: 28920438 [TBL] [Abstract][Full Text] [Related]
8. Accurate Evaluation of Electro-Thermal Performance in Silicon Nanosheet Field-Effect Transistors with Schemes for Controlling Parasitic Bottom Transistors. Jeong J; Lee S; Baek RH Nanomaterials (Basel); 2024 Jun; 14(12):. PubMed ID: 38921882 [TBL] [Abstract][Full Text] [Related]
9. Source/Drain Trimming Process to Improve Gate-All-Around Nanosheet Transistors Switching Performance and Enable More Stacks of Nanosheets. Chen K; Yang J; Liu T; Wang D; Xu M; Wu C; Wang C; Xu S; Zhang DW; Liu W Micromachines (Basel); 2022 Jul; 13(7):. PubMed ID: 35888897 [TBL] [Abstract][Full Text] [Related]
10. Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices. Zhang Q; Gu J; Xu R; Cao L; Li J; Wu Z; Wang G; Yao J; Zhang Z; Xiang J; He X; Kong Z; Yang H; Tian J; Xu G; Mao S; Radamson HH; Yin H; Luo J Nanomaterials (Basel); 2021 Mar; 11(3):. PubMed ID: 33808024 [TBL] [Abstract][Full Text] [Related]
11. Vacuum Inner Spacer to Improve Annealing Effect during Electro-Thermal Annealing of Nanosheet FETs. Wang DH; Lee KS; Park JY Micromachines (Basel); 2022 Jun; 13(7):. PubMed ID: 35888803 [TBL] [Abstract][Full Text] [Related]
12. A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors. Yang J; Huang Z; Wang D; Liu T; Sun X; Qian L; Pan Z; Xu S; Wang C; Wu C; Xu M; Zhang DW Micromachines (Basel); 2023 May; 14(6):. PubMed ID: 37374692 [TBL] [Abstract][Full Text] [Related]
13. Challenges for Nanoscale CMOS Logic Based on Two-Dimensional Materials. Knobloch T; Selberherr S; Grasser T Nanomaterials (Basel); 2022 Oct; 12(20):. PubMed ID: 36296740 [TBL] [Abstract][Full Text] [Related]
14. Ultrathin ferroic HfO Cheema SS; Shanker N; Wang LC; Hsu CH; Hsu SL; Liao YH; San Jose M; Gomez J; Chakraborty W; Li W; Bae JH; Volkman SK; Kwon D; Rho Y; Pinelli G; Rastogi R; Pipitone D; Stull C; Cook M; Tyrrell B; Stoica VA; Zhang Z; Freeland JW; Tassone CJ; Mehta A; Saheli G; Thompson D; Suh DI; Koo WT; Nam KJ; Jung DJ; Song WB; Lin CH; Nam S; Heo J; Parihar N; Grigoropoulos CP; Shafer P; Fay P; Ramesh R; Mahapatra S; Ciston J; Datta S; Mohamed M; Hu C; Salahuddin S Nature; 2022 Apr; 604(7904):65-71. PubMed ID: 35388197 [TBL] [Abstract][Full Text] [Related]
15. Operational Characteristics of Various AlGaN/GaN High Electron Mobility Transistor Structures Concerning Self-Heating Effect. Kim HJ; Jang KW; Kim HS J Nanosci Nanotechnol; 2019 Oct; 19(10):6016-6022. PubMed ID: 31026901 [TBL] [Abstract][Full Text] [Related]
16. Current Rerouting Improves Heat Removal in Few-Layer WSe Majee AK; Hemmat Z; Foss CJ; Salehi-Khojin A; Aksamija Z ACS Appl Mater Interfaces; 2020 Mar; 12(12):14323-14330. PubMed ID: 32125137 [TBL] [Abstract][Full Text] [Related]
17. Effect of the electrode materials on the drain-bias stress instabilities of In-Ga-Zn-O thin-film transistors. Bak JY; Yang S; Ryu MK; Ko Park SH; Hwang CS; Yoon SM ACS Appl Mater Interfaces; 2012 Oct; 4(10):5369-74. PubMed ID: 22974265 [TBL] [Abstract][Full Text] [Related]
18. Stability evaluation of ZnO nanosheet based source-gated transistors. Dahiya AS; Sporea RA; Poulin-Vittrant G; Alquier D Sci Rep; 2019 Feb; 9(1):2979. PubMed ID: 30814622 [TBL] [Abstract][Full Text] [Related]
19. Effect of Device Scaling on Electron Mobility in Nanoscale GaN HEMTs with Polarization Charge Modulation. Cui P; Zeng Y Nanomaterials (Basel); 2022 May; 12(10):. PubMed ID: 35630940 [TBL] [Abstract][Full Text] [Related]
20. Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors. Larki F; Dehzangi A; Md Ali SH; Jalar A; Islam MS; Hamidon MN; Majlis BY PLoS One; 2014; 9(4):e95182. PubMed ID: 24743692 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]