117 related articles for article (PubMed ID: 38004932)
1. An FPGA-Based High-Performance Stateful Packet Processing Method.
Lu R; Guo Z
Micromachines (Basel); 2023 Nov; 14(11):. PubMed ID: 38004932
[TBL] [Abstract][Full Text] [Related]
2. The Design of a Dynamic Configurable Packet Parser Based on FPGA.
Sun Y; Guo Z
Micromachines (Basel); 2023 Aug; 14(8):. PubMed ID: 37630096
[TBL] [Abstract][Full Text] [Related]
3. High-Level Synthesis Design of Scalable Ultrafast Ultrasound Beamformer With Single FPGA.
Kou Z; You Q; Kim J; Dong Z; Lowerison MR; Sekaran NVC; Llano DA; Song P; Oelze ML
IEEE Trans Biomed Circuits Syst; 2023 Jun; 17(3):446-457. PubMed ID: 37067960
[TBL] [Abstract][Full Text] [Related]
4. A High-Performance and Flexible Architecture for Accelerating SDN on the MPSoC Platform.
Sha M; Guo Z; Guo Y; Zeng X
Micromachines (Basel); 2022 Oct; 13(11):. PubMed ID: 36363875
[TBL] [Abstract][Full Text] [Related]
5. A survey of field programmable gate array (FPGA)-based graph convolutional neural network accelerators: challenges and opportunities.
Li S; Tao Y; Tang E; Xie T; Chen R
PeerJ Comput Sci; 2022; 8():e1166. PubMed ID: 36532812
[TBL] [Abstract][Full Text] [Related]
6. Design of an FPGA-Based Fuzzy Feedback Controller for Closed-Loop FES in Knee Joint Model.
Noorsal E; Arof S; Yahaya SZ; Hussain Z; Kho D; Mohd Ali Y
Micromachines (Basel); 2021 Aug; 12(8):. PubMed ID: 34442590
[TBL] [Abstract][Full Text] [Related]
7. Ternary Logic with Stateful Neural Networks Using a Bilayered TaO
Kim YS; An J; Jeon JB; Son MW; Son S; Park W; Lee Y; Park J; Kim GY; Kim G; Song H; Kim KM
Adv Sci (Weinh); 2022 Feb; 9(5):e2104107. PubMed ID: 34913617
[TBL] [Abstract][Full Text] [Related]
8. VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality.
Scholze S; Schiefer S; Partzsch J; Hartmann S; Mayr CG; Höppner S; Eisenreich H; Henker S; Vogginger B; Schüffny R
Front Neurosci; 2011; 5():117. PubMed ID: 22016720
[TBL] [Abstract][Full Text] [Related]
9. High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC.
Song X; Lu R; Guo Z
Micromachines (Basel); 2024 Mar; 15(4):. PubMed ID: 38675261
[TBL] [Abstract][Full Text] [Related]
10. Enhancing Mitigation of Volumetric DDoS Attacks: A Hybrid FPGA/Software Filtering Datapath.
Salopek D; Mikuc M
Sensors (Basel); 2023 Sep; 23(17):. PubMed ID: 37688092
[TBL] [Abstract][Full Text] [Related]
11. Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model.
Noorsal E; Rongi A; Ibrahim IR; Darus R; Kho D; Setumin S
Micromachines (Basel); 2022 Jan; 13(2):. PubMed ID: 35208304
[TBL] [Abstract][Full Text] [Related]
12. FPGA-PLC-based multi-channel position measurement system.
Patel DM; Shah AK
ISA Trans; 2021 Sep; 115():234-249. PubMed ID: 33455734
[TBL] [Abstract][Full Text] [Related]
13. Cost-Effective Network Reordering Using FPGA.
Hoang VQ; Chen Y
Sensors (Basel); 2023 Jan; 23(2):. PubMed ID: 36679615
[TBL] [Abstract][Full Text] [Related]
14. High-speed current dq PI controller for vector controlled PMSM drive.
Marufuzzaman M; Reaz MB; Rahman LF; Chang TG
ScientificWorldJournal; 2014; 2014():709635. PubMed ID: 24574913
[TBL] [Abstract][Full Text] [Related]
15. High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing.
Shi R; Wong JSJ; So HK
J Imaging; 2019 Mar; 5(3):. PubMed ID: 34460462
[TBL] [Abstract][Full Text] [Related]
16. In-situ, In-Memory Stateful Vector Logic Operations based on Voltage Controlled Magnetic Anisotropy.
Jaiswal A; Agrawal A; Roy K
Sci Rep; 2018 Apr; 8(1):5738. PubMed ID: 29636489
[TBL] [Abstract][Full Text] [Related]
17. A field-programmable gate array (FPGA)-based data acquisition system for closed-loop experiments.
Delgadillo Bonequi I; Stroschein A; Koerner LJ
Rev Sci Instrum; 2022 Nov; 93(11):114712. PubMed ID: 36461500
[TBL] [Abstract][Full Text] [Related]
18. Scan Time Reduction of PLCs by Dedicated Parallel-Execution Multiple PID Controllers Using an FPGA.
Dhanabalan G; Tamil Selvi S; Mahdal M
Sensors (Basel); 2022 Jun; 22(12):. PubMed ID: 35746367
[TBL] [Abstract][Full Text] [Related]
19. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
Qi Z; Chen W; Naqvi RA; Siddique K
Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
[TBL] [Abstract][Full Text] [Related]
20. Novel cascade FPGA accelerator for support vector machines classification.
Papadonikolakis M; Bouganis CS
IEEE Trans Neural Netw Learn Syst; 2012 Jul; 23(7):1040-52. PubMed ID: 24807131
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
