These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
5. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. Zhang Z; Luo Y; Cui Y; Yang H; Zhang Q; Xu G; Wu Z; Xiang J; Liu Q; Yin H; Mao S; Wang X; Li J; Zhang Y; Luo Q; Gao J; Xiong W; Liu J; Li Y; Li J; Luo J; Wang W ACS Appl Mater Interfaces; 2022 Feb; 14(5):6967-6976. PubMed ID: 35076195 [TBL] [Abstract][Full Text] [Related]
6. Multifunctional In-Memory Logics Based on a Dual-Gate Antiambipolar Transistor toward Non-von Neumann Computing Architecture. Shingaya Y; Iwasaki T; Hayakawa R; Nakaharai S; Watanabe K; Taniguchi T; Aimi J; Wakayama Y ACS Appl Mater Interfaces; 2024 Jul; 16(26):33796-33805. PubMed ID: 38910437 [TBL] [Abstract][Full Text] [Related]
7. Ferroelectric Content-Addressable Memory Cells with IGZO Channel: Impact of Retention Degradation on the Multibit Operation. Sk MR; Thunder S; Lehninger D; Sanctis S; Raffel Y; Lederer M; Jank MPM; Kämpfe T; De S; Chakrabarti B ACS Appl Electron Mater; 2023 Feb; 5(2):812-820. PubMed ID: 36873263 [TBL] [Abstract][Full Text] [Related]
8. Reconfigurable Quasi-Nonvolatile Memory/Subthermionic FET Functions in Ferroelectric-2D Semiconductor vdW Architectures. Wang Z; Liu X; Zhou X; Yuan Y; Zhou K; Zhang D; Luo H; Sun J Adv Mater; 2022 Apr; 34(15):e2200032. PubMed ID: 35194847 [TBL] [Abstract][Full Text] [Related]
9. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing. Luo ZD; Zhang S; Liu Y; Zhang D; Gan X; Seidel J; Liu Y; Han G; Alexe M; Hao Y ACS Nano; 2022 Feb; 16(2):3362-3372. PubMed ID: 35147405 [TBL] [Abstract][Full Text] [Related]
10. Electrically Reconfigurable Organic Logic Gates: A Promising Perspective on a Dual-Gate Antiambipolar Transistor. Hayakawa R; Honma K; Nakaharai S; Kanai K; Wakayama Y Adv Mater; 2022 Apr; 34(15):e2109491. PubMed ID: 35146811 [TBL] [Abstract][Full Text] [Related]
12. Nonvolatile reconfigurable sequential logic in a HfO Zhou YX; Li Y; Su YT; Wang ZR; Shih LY; Chang TC; Chang KC; Long SB; Sze SM; Miao XS Nanoscale; 2017 May; 9(20):6649-6657. PubMed ID: 28261713 [TBL] [Abstract][Full Text] [Related]
13. Logic and in-memory computing achieved in a single ferroelectric semiconductor transistor. Wang J; Wang F; Wang Z; Huang W; Yao Y; Wang Y; Yang J; Li N; Yin L; Cheng R; Zhan X; Shan C; He J Sci Bull (Beijing); 2021 Nov; 66(22):2288-2296. PubMed ID: 36654457 [TBL] [Abstract][Full Text] [Related]
14. Van der Waals Ferroelectric Semiconductor Field Effect Transistor for In-Memory Computing. Liao J; Wen W; Wu J; Zhou Y; Hussain S; Hu H; Li J; Liaqat A; Zhu H; Jiao L; Zheng Q; Xie L ACS Nano; 2023 Mar; 17(6):6095-6102. PubMed ID: 36912657 [TBL] [Abstract][Full Text] [Related]
15. Reconfigurable Compute-In-Memory on Field-Programmable Ferroelectric Diodes. Liu X; Ting J; He Y; Fiagbenu MMA; Zheng J; Wang D; Frost J; Musavigharavi P; Esteves G; Kisslinger K; Anantharaman SB; Stach EA; Olsson RH; Jariwala D Nano Lett; 2022 Sep; 22(18):7690-7698. PubMed ID: 36121208 [TBL] [Abstract][Full Text] [Related]
16. Ferroelectric Devices for Content-Addressable Memory. Tarkov M; Tikhonenko F; Popov V; Antonov V; Miakonkikh A; Rudenko K Nanomaterials (Basel); 2022 Dec; 12(24):. PubMed ID: 36558341 [TBL] [Abstract][Full Text] [Related]
17. Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Li X; Zhou P; Hu X; Rivers E; Watanabe K; Taniguchi T; Akinwande D; Friedman JS; Incorvia JAC ACS Nano; 2023 Jul; 17(13):12798-12808. PubMed ID: 37377371 [TBL] [Abstract][Full Text] [Related]
18. Ferroelectric field-effect transistors for logic and in-situ memory applications. Liu L; Hou X; Zhang H; Wang J; Zhou P Nanotechnology; 2020 Jun; 31(42):424007. PubMed ID: 32599566 [TBL] [Abstract][Full Text] [Related]
19. Exploring Disturb Characteristics in 2D and 3D Ferroelectric NAND Memory Arrays for Next-Generation Memory Technology. Kim IJ; Choi J; Lee JS ACS Appl Mater Interfaces; 2024 Jul; 16(26):33763-33770. PubMed ID: 38899561 [TBL] [Abstract][Full Text] [Related]