These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
216 related articles for article (PubMed ID: 38339606)
1. Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition. Wu B; Wu X; Li P; Gao Y; Si J; Al-Dhahir N Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339606 [TBL] [Abstract][Full Text] [Related]
2. Radar Emitter Signal Recognition Based on One-Dimensional Convolutional Neural Network with Attention Mechanism. Wu B; Yuan S; Li P; Jing Z; Huang S; Zhao Y Sensors (Basel); 2020 Nov; 20(21):. PubMed ID: 33171730 [TBL] [Abstract][Full Text] [Related]
3. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays. Tufa GT; Andargie FA; Bijalwan A Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439 [TBL] [Abstract][Full Text] [Related]
4. Radar Human Activity Recognition with an Attention-Based Deep Learning Network. Huan S; Wu L; Zhang M; Wang Z; Yang C Sensors (Basel); 2023 Mar; 23(6):. PubMed ID: 36991896 [TBL] [Abstract][Full Text] [Related]
5. Specific Radar Recognition Based on Characteristics of Emitted Radio Waveforms Using Convolutional Neural Networks. Matuszewski J; Pietrow D Sensors (Basel); 2021 Dec; 21(24):. PubMed ID: 34960328 [TBL] [Abstract][Full Text] [Related]
6. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems. Lee J; He J; Wang K Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814 [TBL] [Abstract][Full Text] [Related]
7. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network. Shah N; Chaudhari P; Varghese K IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989 [TBL] [Abstract][Full Text] [Related]
8. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation. Qi Z; Chen W; Naqvi RA; Siddique K Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766 [TBL] [Abstract][Full Text] [Related]
9. Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique. Hou J; Liu Z; Yang Z; Yang C Micromachines (Basel); 2024 Jan; 15(1):. PubMed ID: 38276848 [TBL] [Abstract][Full Text] [Related]
10. Real-Time Underwater Image Recognition with FPGA Embedded System for Convolutional Neural Network. Zhao M; Hu C; Wei F; Wang K; Wang C; Jiang Y Sensors (Basel); 2019 Jan; 19(2):. PubMed ID: 30654569 [TBL] [Abstract][Full Text] [Related]
11. A Post-training Quantization Method for the Design of Fixed-Point-Based FPGA/ASIC Hardware Accelerators for LSTM/GRU Algorithms. Rapuano E; Pacini T; Fanucci L Comput Intell Neurosci; 2022; 2022():9485933. PubMed ID: 35602644 [TBL] [Abstract][Full Text] [Related]
12. Millimeter-Wave Array Radar-Based Human Gait Recognition Using Multi-Channel Three-Dimensional Convolutional Neural Network. Jiang X; Zhang Y; Yang Q; Deng B; Wang H Sensors (Basel); 2020 Sep; 20(19):. PubMed ID: 32977650 [TBL] [Abstract][Full Text] [Related]
14. Quantization-Aware NN Layers with High-throughput FPGA Implementation for Edge AI. Pistellato M; Bergamasco F; Bigaglia G; Gasparetto A; Albarelli A; Boschetti M; Passerone R Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430583 [TBL] [Abstract][Full Text] [Related]
15. Design of Convolutional Neural Network Processor Based on FPGA Resource Multiplexing Architecture. Yan F; Zhang Z; Liu Y; Liu J Sensors (Basel); 2022 Aug; 22(16):. PubMed ID: 36015728 [TBL] [Abstract][Full Text] [Related]
16. FPGA Implementation of the Chirp-Scaling Algorithm for Real-Time Synthetic Aperture Radar Imaging. Lee J; Jeong D; Lee S; Lee M; Lee W; Jung Y Sensors (Basel); 2023 Jan; 23(2):. PubMed ID: 36679756 [TBL] [Abstract][Full Text] [Related]
17. A Low Memory Requirement MobileNets Accelerator Based on FPGA for Auxiliary Medical Tasks. Lin Y; Zhang Y; Yang X Bioengineering (Basel); 2022 Dec; 10(1):. PubMed ID: 36671600 [TBL] [Abstract][Full Text] [Related]
18. EDSSA: An Encoder-Decoder Semantic Segmentation Networks Accelerator on OpenCL-Based FPGA Platform. Huang H; Wu Y; Yu M; Shi X; Qiao F; Luo L; Wei Q; Liu X Sensors (Basel); 2020 Jul; 20(14):. PubMed ID: 32708851 [TBL] [Abstract][Full Text] [Related]
19. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification. Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240 [TBL] [Abstract][Full Text] [Related]
20. Real-Time Inference With 2D Convolutional Neural Networks on Field Programmable Gate Arrays for High-Rate Particle Imaging Detectors. Jwa YJ; Di Guglielmo G; Arnold L; Carloni L; Karagiorgi G Front Artif Intell; 2022; 5():855184. PubMed ID: 35664508 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]