145 related articles for article (PubMed ID: 38339614)
1. FPGA Implementation of Complex-Valued Neural Network for Polar-Represented Image Classification.
Ahmad M; Zhang L; Chowdhury MEH
Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339614
[TBL] [Abstract][Full Text] [Related]
2. Implementation of Field-Programmable Gate Array Platform for Object Classification Tasks Using Spike-Based Backpropagated Deep Convolutional Spiking Neural Networks.
Kakani V; Li X; Cui X; Kim H; Kim BS; Kim H
Micromachines (Basel); 2023 Jun; 14(7):. PubMed ID: 37512665
[TBL] [Abstract][Full Text] [Related]
3. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems.
Lee J; He J; Wang K
Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814
[TBL] [Abstract][Full Text] [Related]
4. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG.
Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q
Front Physiol; 2023; 14():1079503. PubMed ID: 36814476
[TBL] [Abstract][Full Text] [Related]
5. Design of Convolutional Neural Network Processor Based on FPGA Resource Multiplexing Architecture.
Yan F; Zhang Z; Liu Y; Liu J
Sensors (Basel); 2022 Aug; 22(16):. PubMed ID: 36015728
[TBL] [Abstract][Full Text] [Related]
6. Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines.
Kyrkou C; Bouganis CS; Theocharides T; Polycarpou MM
IEEE Trans Neural Netw Learn Syst; 2016 Jan; 27(1):99-112. PubMed ID: 26011869
[TBL] [Abstract][Full Text] [Related]
7. Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition.
Wu B; Wu X; Li P; Gao Y; Si J; Al-Dhahir N
Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339606
[TBL] [Abstract][Full Text] [Related]
8. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
[TBL] [Abstract][Full Text] [Related]
9. Pattern Classification Using Quantized Neural Networks for FPGA-Based Low-Power IoT Devices.
Biswal MR; Delwar TS; Siddique A; Behera P; Choi Y; Ryu JY
Sensors (Basel); 2022 Nov; 22(22):. PubMed ID: 36433289
[TBL] [Abstract][Full Text] [Related]
10. An FPGA implementation of Bayesian inference with spiking neural networks.
Li H; Wan B; Fang Y; Li Q; Liu JK; An L
Front Neurosci; 2023; 17():1291051. PubMed ID: 38249589
[TBL] [Abstract][Full Text] [Related]
11. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
Pérez I; Figueroa M
Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
[TBL] [Abstract][Full Text] [Related]
12. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
Tufa GT; Andargie FA; Bijalwan A
Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
[TBL] [Abstract][Full Text] [Related]
13. A survey of field programmable gate array (FPGA)-based graph convolutional neural network accelerators: challenges and opportunities.
Li S; Tao Y; Tang E; Xie T; Chen R
PeerJ Comput Sci; 2022; 8():e1166. PubMed ID: 36532812
[TBL] [Abstract][Full Text] [Related]
14. FPGA-Based Hybrid-Type Implementation of Quantized Neural Networks for Remote Sensing Applications.
Wei X; Liu W; Chen L; Ma L; Chen H; Zhuang Y
Sensors (Basel); 2019 Feb; 19(4):. PubMed ID: 30813259
[TBL] [Abstract][Full Text] [Related]
15. An Efficient YOLO Algorithm with an Attention Mechanism for Vision-Based Defect Inspection Deployed on FPGA.
Yu L; Zhu J; Zhao Q; Wang Z
Micromachines (Basel); 2022 Jun; 13(7):. PubMed ID: 35888875
[TBL] [Abstract][Full Text] [Related]
16. FPGA-Based Acceleration on Additive Manufacturing Defects Inspection.
Luo Y; Chen Y
Sensors (Basel); 2021 Mar; 21(6):. PubMed ID: 33803530
[TBL] [Abstract][Full Text] [Related]
17. Real-Time Underwater Image Recognition with FPGA Embedded System for Convolutional Neural Network.
Zhao M; Hu C; Wei F; Wang K; Wang C; Jiang Y
Sensors (Basel); 2019 Jan; 19(2):. PubMed ID: 30654569
[TBL] [Abstract][Full Text] [Related]
18. FPGA implementation of a biological neural network based on the Hodgkin-Huxley neuron model.
Yaghini Bonabi S; Asgharian H; Safari S; Nili Ahmadabadi M
Front Neurosci; 2014; 8():379. PubMed ID: 25484854
[TBL] [Abstract][Full Text] [Related]
19. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
Shah N; Chaudhari P; Varghese K
IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
[TBL] [Abstract][Full Text] [Related]
20. FPGA-Based Implementation of Stochastic Configuration Networks for Regression Prediction.
Gao Y; Luan F; Pan J; Li X; He Y
Sensors (Basel); 2020 Jul; 20(15):. PubMed ID: 32731462
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
