These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

113 related articles for article (PubMed ID: 38732830)

  • 1. Hardware Acceleration of Digital Pulse Shape Analysis Using FPGAs.
    González C; Ruiz M; Carpeño A; Piñas A; Cano-Ott D; Plaza J; Martinez T; Villamarin D
    Sensors (Basel); 2024 Apr; 24(9):. PubMed ID: 38732830
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Accelerating GRAPPA reconstruction using SoC design for real-time cardiac MRI.
    Basit A; Inam O; Omer H
    Comput Biol Med; 2023 Jun; 160():107008. PubMed ID: 37159960
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Design of an FPGA-Based Fuzzy Feedback Controller for Closed-Loop FES in Knee Joint Model.
    Noorsal E; Arof S; Yahaya SZ; Hussain Z; Kho D; Mohd Ali Y
    Micromachines (Basel); 2021 Aug; 12(8):. PubMed ID: 34442590
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model.
    Noorsal E; Rongi A; Ibrahim IR; Darus R; Kho D; Setumin S
    Micromachines (Basel); 2022 Jan; 13(2):. PubMed ID: 35208304
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Real-Time Inference With 2D Convolutional Neural Networks on Field Programmable Gate Arrays for High-Rate Particle Imaging Detectors.
    Jwa YJ; Di Guglielmo G; Arnold L; Carloni L; Karagiorgi G
    Front Artif Intell; 2022; 5():855184. PubMed ID: 35664508
    [TBL] [Abstract][Full Text] [Related]  

  • 6. FPGA Correlator for Applications in Embedded Smart Devices.
    Moore CH; Lin W
    Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296
    [TBL] [Abstract][Full Text] [Related]  

  • 7. An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis.
    Spagnolo F; Perri S; Corsonello P
    Sensors (Basel); 2019 Jul; 19(14):. PubMed ID: 31373307
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Real-Time Energy Efficient Hand Pose Estimation: A Case Study.
    Al Koutayni MR; Rybalkin V; Malik J; Elhayek A; Weis C; Reis G; Wehn N; Stricker D
    Sensors (Basel); 2020 May; 20(10):. PubMed ID: 32429341
    [TBL] [Abstract][Full Text] [Related]  

  • 9. FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method).
    Inam O; Basit A; Qureshi M; Omer H
    Comput Biol Med; 2020 Feb; 117():103598. PubMed ID: 32072979
    [TBL] [Abstract][Full Text] [Related]  

  • 10. An FPGA implementation of Bayesian inference with spiking neural networks.
    Li H; Wan B; Fang Y; Li Q; Liu JK; An L
    Front Neurosci; 2023; 17():1291051. PubMed ID: 38249589
    [TBL] [Abstract][Full Text] [Related]  

  • 11. A Novel Hardware-Software Co-Design and Implementation of the HOG Algorithm.
    Ghaffari S; Soleimani P; Li KF; Capson DW
    Sensors (Basel); 2020 Oct; 20(19):. PubMed ID: 33023233
    [TBL] [Abstract][Full Text] [Related]  

  • 12. FPGA-Based Processor Acceleration for Image Processing Applications.
    Siddiqui F; Amiri S; Minhas UI; Deng T; Woods R; Rafferty K; Crookes D
    J Imaging; 2019 Jan; 5(1):. PubMed ID: 34465705
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip.
    Perri S; Sestito C; Spagnolo F; Corsonello P
    J Imaging; 2020 Aug; 6(9):. PubMed ID: 34460742
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Supervised Contrastive Learning Framework and Hardware Implementation of Learned ResNet for Real-time Respiratory Sound Classification.
    Hu J; Leow CS; Tao S; Goh WL; Gao Y
    IEEE Trans Biomed Circuits Syst; 2024 Jun; PP():. PubMed ID: 38837933
    [TBL] [Abstract][Full Text] [Related]  

  • 15. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Mapping Neural Networks to FPGA-Based IoT Devices for Ultra-Low Latency Processing.
    Wielgosz M; Karwatowski M
    Sensors (Basel); 2019 Jul; 19(13):. PubMed ID: 31284516
    [TBL] [Abstract][Full Text] [Related]  

  • 17. High throughput resource efficient reconfigurable interleaver for MIMO WLAN application.
    Upadhyaya BK; Pramanik PKD; Sanyal SK
    PeerJ Comput Sci; 2021; 7():e581. PubMed ID: 34179450
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Quantization-Aware NN Layers with High-throughput FPGA Implementation for Edge AI.
    Pistellato M; Bergamasco F; Bigaglia G; Gasparetto A; Albarelli A; Boschetti M; Passerone R
    Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430583
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Field-programmable gate array (FPGA) based programmable digital emulator of vibratory microelectromechanical systems (MEMS) gyroscopes.
    Narang S; Tallur S
    Rev Sci Instrum; 2022 Mar; 93(3):035003. PubMed ID: 35365004
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Design and implementation of an FPGA-based timing pulse programmer for pulsed-electron paramagnetic resonance applications.
    Sun L; Savory JJ; Warncke K
    Concepts Magn Reson Part B Magn Reson Eng; 2013 Aug; 43(3):100-109. PubMed ID: 25076864
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 6.