These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
113 related articles for article (PubMed ID: 38921882)
1. Accurate Evaluation of Electro-Thermal Performance in Silicon Nanosheet Field-Effect Transistors with Schemes for Controlling Parasitic Bottom Transistors. Jeong J; Lee S; Baek RH Nanomaterials (Basel); 2024 Jun; 14(12):. PubMed ID: 38921882 [TBL] [Abstract][Full Text] [Related]
2. Sensitivity of Inner Spacer Thickness Variations for Sub-3-nm Node Silicon Nanosheet Field-Effect Transistors. Lee S; Jeong J; Yoon JS; Lee S; Lee J; Lim J; Baek RH Nanomaterials (Basel); 2022 Sep; 12(19):. PubMed ID: 36234478 [TBL] [Abstract][Full Text] [Related]
3. Optimization of Gate-All-Around Device to Achieve High Performance and Low Power with Low Substrate Leakage. Yoo C; Chang J; Park S; Kim H; Jeon J Nanomaterials (Basel); 2022 Feb; 12(4):. PubMed ID: 35214921 [TBL] [Abstract][Full Text] [Related]
4. A Novel Source/Drain Extension Scheme with Laser-Spike Annealing for Nanosheet Field-Effect Transistors in 3D ICs. Lee S; Jeong J; Kang B; Lee S; Lee J; Lim J; Hwang H; Ahn S; Baek R Nanomaterials (Basel); 2023 Feb; 13(5):. PubMed ID: 36903745 [TBL] [Abstract][Full Text] [Related]
5. A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors. Yang J; Huang Z; Wang D; Liu T; Sun X; Qian L; Pan Z; Xu S; Wang C; Wu C; Xu M; Zhang DW Micromachines (Basel); 2023 May; 14(6):. PubMed ID: 37374692 [TBL] [Abstract][Full Text] [Related]
6. Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field-Effect Transistors with SiC Layers. Li C; Shao Y; Kuang F; Liu F; Wang Y; Li X; Zhuang Y Micromachines (Basel); 2024 Mar; 15(4):. PubMed ID: 38675236 [TBL] [Abstract][Full Text] [Related]
7. Vacuum Inner Spacer to Improve Annealing Effect during Electro-Thermal Annealing of Nanosheet FETs. Wang DH; Lee KS; Park JY Micromachines (Basel); 2022 Jun; 13(7):. PubMed ID: 35888803 [TBL] [Abstract][Full Text] [Related]
8. Core-insulator embedded nanosheet field-effect transistor for suppressing device-to-device variations. Son D; Lee H; Kim H; Ahn JH; Kim S Sci Rep; 2024 Mar; 14(1):7462. PubMed ID: 38553560 [TBL] [Abstract][Full Text] [Related]
9. Impact of ambient temperature and thermal resistance on device performance of junctionless silicon-nanotube FET. Kumar N; Kaushik PK; Gupta A; Singh P Nanotechnology; 2022 May; 33(33):. PubMed ID: 35533641 [TBL] [Abstract][Full Text] [Related]
10. Device Optimization of Nano-Plate Transistors for 3.5 nm Technology Node. Kim J; Kang M; Jeon J; Shin H J Nanosci Nanotechnol; 2019 Oct; 19(10):6771-6775. PubMed ID: 31027027 [TBL] [Abstract][Full Text] [Related]
11. Threshold Voltage Variations Induced by Si Jeong J; Yoon JS; Lee S; Baek RH J Nanosci Nanotechnol; 2020 Aug; 20(8):4684-4689. PubMed ID: 32126641 [TBL] [Abstract][Full Text] [Related]
12. Study of Silicon Nitride Inner Spacer Formation in Process of Gate-all-around Nano-Transistors. Li J; Li Y; Zhou N; Xiong W; Wang G; Zhang Q; Du A; Gao J; Kong Z; Lin H; Xiang J; Li C; Yin X; Wang X; Yang H; Ma X; Han J; Zhang J; Hu T; Cao Z; Yang T; Li J; Yin H; Zhu H; Luo J; Wang W; Radamson HH Nanomaterials (Basel); 2020 Apr; 10(4):. PubMed ID: 32326106 [TBL] [Abstract][Full Text] [Related]
13. The Impact of Ambient Temperature on Electrothermal Characteristics in Stacked Nanosheet Transistors with Multiple Lateral Stacks. Zhao P; Cao L; Wang G; Wu Z; Yin H Nanomaterials (Basel); 2023 Nov; 13(22):. PubMed ID: 37999325 [TBL] [Abstract][Full Text] [Related]
14. Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit. Han K; Qiao G; Deng Z; Zhang Y Micromachines (Basel); 2017 Nov; 8(11):. PubMed ID: 30400520 [TBL] [Abstract][Full Text] [Related]
15. Device and Circuit Analysis of Double Gate Field Effect Transistor with Mono-Layer WS Park J; Ra C; Lim J; Jeon J Nanomaterials (Basel); 2022 Jul; 12(13):. PubMed ID: 35808135 [TBL] [Abstract][Full Text] [Related]
16. Thermal, mechanical, and electrical properties of Si-stacked nanosheet transistors using machine learning interatomic potentials. Saleh MA; Abdelhamid HM; Bayoumi AM Nanotechnology; 2024 Oct; ():. PubMed ID: 39366407 [TBL] [Abstract][Full Text] [Related]
17. A Buried Thermal Rail (BTR) Technology to Improve Electrothermal Characteristics of Complementary Field-Effect Transistor (CFET). Pan Z; Liu T; Yang J; Chen K; Xu S; Wu C; Xu M; Zhang DW Micromachines (Basel); 2023 Sep; 14(9):. PubMed ID: 37763913 [TBL] [Abstract][Full Text] [Related]
18. On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node. Wong H; Kakushima K Nanomaterials (Basel); 2022 May; 12(10):. PubMed ID: 35630961 [TBL] [Abstract][Full Text] [Related]
19. A Novel High-Speed Split-Gate Trench Carrier-Stored Trench-Gate Bipolar Transistor with Enhanced Short-Circuit Roughness. Qian Z; Cui W; Feng T; Xu H; Yang Y; Sun Q; Zhang DW Micromachines (Basel); 2024 May; 15(6):. PubMed ID: 38930650 [TBL] [Abstract][Full Text] [Related]
20. N-Type Nanosheet FETs without Ground Plane Region for Process Simplification. Lee KS; Park JY Micromachines (Basel); 2022 Mar; 13(3):. PubMed ID: 35334724 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]