These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


Pubmed for Handhelds

PUBMED FOR HANDHELDS

Search MEDLINE/PubMed

  • Title: Atomic Layer Deposition Route to Scalable, Electronic-Grade van der Waals Te Thin Films.
    Author: Kim C, Hur N, Yang J, Oh S, Yeo J, Jeong HY, Shong B, Suh J.
    Journal: ACS Nano; 2023 Aug 22; 17(16):15776-15786. PubMed ID: 37432767.
    Abstract:
    Scalable production and integration techniques for van der Waals (vdW) layered materials are vital for their implementation in next-generation nanoelectronics. Among available approaches, perhaps the most well-received is atomic layer deposition (ALD) due to its self-limiting layer-by-layer growth mode. However, ALD-grown vdW materials generally require high processing temperatures and/or additional postdeposition annealing steps for crystallization. Also, the collection of ALD-producible vdW materials is rather limited by the lack of a material-specific tailored process design. Here, we report the annealing-free wafer-scale growth of monoelemental vdW tellurium (Te) thin films using a rationally designed ALD process at temperatures as low as 50 °C. They exhibit exceptional homogeneity/crystallinity, precise layer controllability, and 100% step coverage, all of which are enabled by introducing a dual-function co-reactant and adopting a so-called repeating dosing technique. Electronically, vdW-coupled and mixed-dimensional vertical p-n heterojunctions with MoS2 and n-Si, respectively, are demonstrated with well-defined current rectification as well as spatial uniformity. Additionally, we showcase an ALD-Te-based threshold switching selector with fast switching time (∼40 ns), selectivity (∼104), and low Vth (∼1.3 V). This synthetic strategy allows the low-thermal-budget production of vdW semiconducting materials in a scalable fashion, thereby providing a promising approach for monolithic integration into arbitrary 3D device architectures.
    [Abstract] [Full Text] [Related] [New Search]